SY88289HL



3.3V, 3.2Gbps High-Gain CML Limiting Amplifier with High-sensitivity Loss-of-Signal Detection

General Description

The SY88289HL low-power, high-sensitivity, limiting post amplifier is designed for use in fiber-optic receivers. The device connects to typical transimpedance amplifiers (TIAs). The linear signal output from TIAs can contain significant amounts of noise and may vary in amplitude over time. The SY88289HL quantizes these signals and outputs CML-level waveforms.

The SY88289HL operates from a single +3.3V power supply, over temperatures ranging from -40°C to +85°C. With its wide bandwidth, high gain, and signals with data rates up to 3.2Gbps and as small as 4mV_{PP}, it can be amplified to drive devices with CML/PECL inputs.

The SY88289HL generates a high-gain loss-of-signal (LOS) open-collector TTL output. This function has a high-gain input stage for increased LOS sensitivity. A programmable loss-of-signal level-set pin (LOS $_{LVL}$) sets the sensitivity of the input amplitude detection. LOS asserts high if the input amplitude falls below the threshold sets by LOS $_{LVL}$ and de-asserts low otherwise. The enable bar input (/EN) de-asserts the true output signal without removing the input signal. The LOS output can be fed back to the /EN input to maintain output stability under a loss-of-signal condition. Typically, 3.5dB LOS hysteresis is provided to prevent chattering.

All support documentation can be found on Micrel's web site at: www.micrel.com.

Features

- High input sensitivity: 4mV_{PP}
- I/O compatible to Analog Devices' ADN2891
- Single 3.3V power supply
- 125Mbps to 3.2Gbps operation
- · Ideal for multi-rate applications
- Low-noise CML data outputs
- High-sensitivity Loss-of-Signal (LOS) detection
- Chatter-free open-collector TTL Loss-of-Signal (LOS) output with an internal 4.75kΩ pull-up resistor
- TTL /EN input
- Programmable LOS level set (LOS_{I VI})
- Available in a tiny (3mm x 3mm) 16-pin QFN package


Applications

- PON
- SFP/SFF/GBIC optical transceivers
- Gigabit Ethernet
- 1X and 2X Fibre Channel
- SONET/SDH: OC 3/12/24/48 STM 1/4/8/16
- · Line driver and line receiver

Markets

- FTTX
- Datacom/Telecom

Typical Application



Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


Ordering Information

Part Number	Package Type	Operating Range	Package Marking	Lead Finish	
SY88289HLMG	QFN-16	Industrial	289H with Pb-Free bar line indicator	NiPdAu Pb-Free	
SY88289HLMGTR ⁽¹⁾	QFN-16	Industrial	289H with Pb-Free bar line indicator	NiPdAu Pb-Free	

Note:

1. Tape and Reel.

Pin Configuration



Pin Description

Pin Number	Pin Name	Туре	Pin Function
1, 12	VCC	Power Supply	Positive power supply.
2	DIN	Data Input	True data input.
3	/DIN	Data Input	Complementary data input.
4, 9	GND	Ground	Device ground.
5	VREF		Reference voltage: Placing a capacitor here to VCC helps stabilize LOS _{LVL} .
6	LOSLVL	Input	Loss-of-signal Level Set: a resistor from this pin to V_{CC} sets the threshold for the data input amplitude at which LOS will be asserted.
7, 14, 15, 16	N/C		No connect.
8	LOS	Open-collector TTL output w/ internal 4.75kΩ pull-up resistor	Loss-of-signal: asserts high when the data input amplitude falls below the threshold sets by LOS _{LVL} .
10	/DOUT	CML Output	Complementary data output.
11	DOUT	CML Output	True data output.
13	/EN	TTL Input: Default is HIGH.	/Enable: This input enables the outputs when it is LOW. Note that this input is internally connected to a $25k\Omega$ pull-up resistor and will default to a logic HIGH state if left open.

Absolute Maximum Ratings(1)

Supply Voltage (V _{CC})	
Input Voltage (DIN, /DIN)	0 to V _{CC}
Output Current (I _{OUT})	
Continuous	±25mA
/EN Voltage	0 to V _{CC}
V _{REF} Current	800μA to +500μA
LOS _{LVL} Voltage	V_{REF} to V_{CC}
Lead Temperature (soldering, 20sec.)260°C
Storage Temperature (T _s)	65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage (V _{CC})	+3.0V to +3.6V
Ambient Temperature (T _A)	40°C to +85°C
Junction Temperature (T _J)	40°C to +125°C
Junction Thermal Resistance ⁽³⁾	
QFN (θ_{JA})	
Still-air	61°C/W
QFN (Ψ _{JB})	
Junction-to-board	38°C/W

DC Electrical Characteristics

 $V_{CC} = 3.0V$ to 3.6V; $R_L = 50\Omega$ to V_{CC} ; $T_A = -40$ °C to +85°C.

Symbol	Parameter	Condition	Min	Тур	Max	Units
Icc	Power Supply Current	No output load		42	62	mA
LOS _{LVL}	LOS _{LVL} Voltage		V _{REF}		V _{CC}	V
V _{OH}	CML Output HIGH Voltage		V _{CC} -0.020	V _{CC} -0.005	V _{CC}	V
V _{OL}	CML Output LOW Voltage	V _{CC} = 3.3V	V _{CC} -0.475	V _{CC} -0.400	V _{CC} -0.350	V
V _{OFFSET}	Differential Output Offset				±80	mV
V _{REF}	Reference Voltage			V _{CC} -1.28		V
V _{IHCMR}	Input Common Mode Range		GND+2.0		Vcc	V

TTL DC Electrical Characteristics

 V_{CC} = 3.0V to 3.6V; R_L = 50 Ω to V_{CC} ; T_A = -40°C to +85°C.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IH}	/EN Input HIGH Voltage		2.0			
V_{IL}	/EN Input LOW Voltage				0.8	V
I _{IH}	/EN Input HIGH Current	V _{IN} = 2.7V			20	μΑ
		$V_{IN} = V_{CC}$			100	μΑ
I _{IL}	/EN Input LOW Current	$V_{IN} = 0.5V$	-300			μΑ
V _{OH}	LOS Output High Level	$V_{OUT} \ge 3.3V, \ I_{OH (MAX)} < 160 \mu A$	2.4			V
		$V_{\text{OUT}} < 3.3 V, \ I_{\text{OH (MAX)}} < 160 \mu A$	2.0			V
V _{OL}	LOS Output LOW Level	Sinking 2mA			0.5	V

Notes:

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential (GND) on the PCB. Ψ_{JB} uses 4-layer (θ_{JA}) in still-air-number, unless otherwise stated.

AC Electrical Characteristics


 V_{CC} = 3.0V to 3.6V; R_L = 50Ω to $V_{CC};\, T_A$ = $-40^{\circ}C$ to +85°C.


Symbol	Parameter	Condition	Min	Тур	Max	Units
t _r , t _f	Output Rise/Fall Time (20% to 80%)	Note 4		60	120	ps
t _{JITTER}	Deterministic	Note 5		15		ps _{PP}
	Random	Note 6		5		ps _{RMS}
V _{ID}	Differential Input Voltage Swing	Figure 1	4		1800	mV_{PP}
V _{OD}	Differential Output Voltage Swing	V _{ID} ≥ 6mV _{PP} , Figure 1	700	800	950	mV_{PP}
T _{OFF}	LOS Release Time			2	10	μs
T _{ON}	LOS Assert Time			2	10	μs
LOS _{AL}	Low LOS Assert Level	$R_{LOSLVL} = 15k\Omega$, Note 8		3		mV_{PP}
LOS _{DL}	Low LOS De-assert Level	$R_{LOSLVL} = 15k\Omega$, Note 8		4.5		mV_{PP}
HYSL	Low LOS Hysteresis	$R_{LOSLVL} = 15k\Omega$, Note 7		3.5		dB
LOS _{AM}	Medium LOS Assert Level	$R_{LOSLVL} = 5k\Omega$, Note 8	2	5		mV_{PP}
LOS _{DM}	Medium LOS De-assert Level	$R_{LOSLVL} = 5k\Omega$, Note 8		7.5	11	mV_{PP}
HYS _M	Medium LOS Hysteresis	$R_{LOSLVL} = 5k\Omega$, Note 7	2	3.5	4.5	dB
LOS _{AH}	High LOS Assert Level	$R_{LOSLVL} = 100\Omega$, Note 8	8	12		mV_{PP}
LOS _{DH}	High LOS De-assert Level	$R_{LOSLVL} = 100\Omega$, Note 8		18	23	mV_{PP}
HYS _H	High LOS Hysteresis	$R_{LOSLVL} = 100\Omega$, Note 7	2	3.5	4.5	dB
B _{-3dB}	3dB Bandwidth			2		GHz
$A_{V(Diff)}$	Differential Voltage Gain		40	46		dB
S ₂₁	Single-ended Small-Signal Gain		34	40		dB

Notes:

- 4. Amplifier in limiting mode. Input is a 200MHz square wave.
- 5. Deterministic jitter measured using 3.2Gbps K28.5 pattern, $V_{\text{ID}} = 10 \text{mV}_{\text{PP}}$.
- 6. Random jitter measured using 3.2Gbps K28.7 pattern, $V_{ID} = 10 \text{mV}_{PP}$.
- 7. This specification defines electrical hysteresis as 20log (LOS De-assert/LOS Assert). The ratio between optical hysteresis and electrical hysteresis is found to vary between 1.5 and 2, depending upon the level of received optical power and ROSA characteristics. Based upon that ratio, the optical hysteresis corresponding to the electrical hysteresis range 2dB-4.5dB, as shown in the AC characteristics table, will be 1dB-3dB.
- 8. See "Typical Operating Characteristics" for a graph showing how to choose a particular R_{LOSLVL} for a particular LOS assert and its associated de-assert amplitude.


Typical Operating Characteristics







Functional Characteristics


10mV_{PP} Input at 155Mbps, PRBS 27-1








10mV_{PP} Input at 3.2Gbps, PRBS 27-1




500mV_{PP} Input at 3.2Gbps, PRBS 27-1



TIME (100ps/div.)

Functional Block Diagram



Detailed Description

The SY88289HL high-sensitivity limiting post amplifier operates from a single +3.3V power supply, over temperatures from -40°C to +85°C. Signals with data rates up to 3.2Gbps and as small as 4mV_{PP} can be amplified. Figure 1 shows the allowed input voltage swing. The SY88289HL generates a LOS output. LOS_{I VI} sets the sensitivity of the input amplitude detection.

Input Amplifier/Buffer

Figure 2 shows a simplified schematic of the SY88289HL's input stage. The high-sensitivity of the input amplifier allows signals as small as 4mV_{PP} to be detected and amplified. The input amplifier also allows input signals as large as 1800mV_{PP}. Input signals below 6mVpp are linearly amplified with a typical 46dB differential voltage gain. Since it is a limiting amplifier, the SY88289HL outputs typically 800mV_{PP} voltage-limited waveforms for input signals that are greater than 6mV_{PP}. Applications requiring the SY88289HL to operate with high-gain should have the upstream TIA placed as close as possible to the SY88289HL's input pins to ensure the best performance of the device.

Output Buffer

The SY88289HL's CML output buffer is designed to drive 50Ω lines. The output buffer requires appropriate termination for proper operation. An external 50 resistor to V_{CC} for each output pin provides this. Figure 3 shows a simplified schematic of the output stage.

Loss-of-Signal

The SY88289HL generates a chatter-free LOS opencollector TTL output with an internal 4.73 kpull resistor, as shown in Figure 4. LOS is used to determine that the input amplitude is large enough to be considered a valid input. LOS asserts high if the input amplitude falls below the threshold sets by LOS_{I VI} and de-asserts low otherwise. LOS can be fed back to the enable bar (/EN) input to maintain output stability under a loss of signal condition. /EN deasserts the true output signal without removing the input signals. Typically, 3.5dB LOS hysteresis is provided to prevent chattering.

Loss-of-Signal Level Set

A programmable LOS level-set pin (LOS_{LVL}) sets the threshold of the input amplitude detection. Connecting an external resistor between V_{CC} and LOS_{LVL} sets the voltage at LOS_{LVL}. This voltage ranges from V_{CC} to V_{RFF}. The external resistor creates a voltage divider between V_{CC} and V_{REF} , as shown in Figure 5.

Hysteresis

The SY88289HL typically provides 3.5dB LOS electrical hysteresis. By definition, a power ratio measured in dB is 10log (power ratio). Power is calculated as V²_{IN}/R for an electrical signal. Hence, the same ratio can be stated as 20log (voltage ratio). While in linear mode, the electrical voltage input changes linearly with the optical power and therefore, the ratios change linearly. Thus, the optical hysteresis in dB is half the electrical hysteresis in dB given in the data sheet. Since the SY88289HL is an electrical device, this data sheet refers to hysteresis in electrical terms. With 3.5dB LOS hysteresis, a voltage factor of 1.5 is required to assert or de-assert LOS.





Figure 1. V_{IS} and V_{ID} Definition






Figure 2. Input Structure

Figure 3. Output Structure




Figure 4. Input Structure






Figure 5. LOS_{LVL} Setting Circuit


Package Information



TOP VIEW



BOTTOM VIEW



SIDE VIEW


1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm.
3. MAXIMUM ALLOWABE BURRS IS 0.076 mm IN A
4. PIN #1 ID ON TOP WILL BE LASER/INK MARK
APPLIED ONLY FOR TERMINALS.
APPLIED FOR EXPOSED PAD AND TERMINALS.

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm.
3. MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.
4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.

APPLIED ONLY FOR TERMINALS.

16-Pin (3mm x 3mm) QFN



PCB Thermal Consideration for 16-Pin QFN Package

Package Notes:

- 1. Package meets Level 2 qualification.
- 2. All parts are dry-packaged before shipment.
- 3. Exposed pad must be soldered to a ground for proper thermal management.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2007 Micrel, Incorporated.