



### General Description

The SY88315BL low-power limiting post amplifier is designed for use in fiber-optic receivers. The device connects to typical transimpedance amplifiers (TIAs). The linear signal output from TIAs can contain significant amounts of noise and may vary in amplitude over time. The SY88315BL quantizes these signals and outputs CML level waveforms.

The SY88315BL operates from a single +3.3V  $\pm 10\%$  power supply, over temperatures ranging from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . With its wide bandwidth and high gain, signals with data rates up to 3.2Gbps and as small as  $10\text{mV}_{\text{PP}}$  can be amplified to drive devices with CML inputs or AC-coupled CML/PECL inputs.

The SY88315BL generates a signal-detect (SD) open-collector TTL output. A programmable signal-detect level set pin ( $\text{SD}_{\text{LVL}}$ ) sets the sensitivity of the input amplitude detection. SD asserts high if the input amplitude rises above the threshold set by  $\text{SD}_{\text{LVL}}$  and de-asserts low otherwise. The enable input (EN) de-asserts the true output signal without removing the input signal. The SD output can be fed back to the EN input to maintain output stability under loss-of-signal condition. Typically, 3.4dB SD hysteresis is provided to prevent chattering.

Datasheet and support documentation can be found on Micrel's web site at: [www.micrel.com](http://www.micrel.com).

### Features

- Single 3.3V power supply
- DC to 3.2Gbps operation
- Low-noise CML data outputs
- Chatter-free Open-Collector TTL signal detect (SD) output with internal  $4.75\text{k}\Omega$  pull-up resistor
- TTL EN input
- Internal  $50\Omega$  input termination
- Programmable SD level set ( $\text{SD}_{\text{LVL}}$ )
- Ideal for multi-rate applications
- Available in a tiny 10-pin EPAD MSOP and 16-pin QFN package


### Applications

- APON/BPON, EPON, and GPON
- Gigabit Ethernet
- Fibre Channel
- OC-3 and OC-12/24 SONET/SDH
- High-gain line driver and line receiver


### Markets

- FTTP
- Optical transceivers
- Datacom/telecom
- Low-gain TIA interface


## Typical Application



## Pin Configuration



16-Pin QFN



10-Pin EPAD-MSOP (K10-2)

## Ordering Information

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY88315BLEY	K10-2	Industrial	315B with Pb-Free bar line indicator	Matte-Sn
SY88315BLEYTR <sup>(1)</sup>	K10-2	Industrial	315B with Pb-Free bar line indicator	Matte-Sn
SY88315BLMG	QFN-16	Industrial	315B with Pb-Free bar line indicator	NiPdAu Pb-Free
SY88315BLMGTR <sup>(1)</sup>	QFN-16	Industrial	315B with Pb-Free bar line indicator	NiPdAu Pb-Free

### Note:

1. Tape and Reel.

## Pin Description

Pin Number (MSOP)	Pin Number (QFN)	Pin Name	Type	Pin Function
1	15	EN	TTL Input: Default is high.	Enable: De-asserts true data output when LOW.
2	1	DIN	Data Input	True data input w/ $50\Omega$ termination to $V_{REF}$ .
3	4	/DIN	Data Input	Complementary data input w/ $50\Omega$ termination to $V_{REF}$ .
4	6	VREF		Reference Voltage: Placing a capacitor here to $V_{CC}$ helps stabilize $SD_{LVL}$ .
5	14	$SD_{LVL}$	Input: Default is maximum sensitivity	Signal-detect Level Set: A resistor from this pin to $V_{CC}$ sets the threshold for the data input amplitude at which the SD output will be asserted.
6 Exposed Pad	2, 3, 10, 11 Exposed Pad	GND	Ground	Device ground. Exposed pad must be connected to PCB ground plane.
7	7	SD	Open Collector TTL Output with Internal $4.75k\Omega$ pull-up Resistor	Signal-detect: Asserts high when the data input amplitude rises above the threshold set by $SD_{LVL}$ .
8	9	/DOUT	CML Output	Complementary data output.
9	12	DOUT	CML Output	True data output.
10	5, 8, 13, 16	VCC	Power supply	Positive power supply.

**Absolute Maximum Ratings<sup>(1)</sup>**

Supply Voltage ( $V_{CC}$ ) .....	0V to +4.0V
Input Voltage (DIN, /DIN) .....	0 to $V_{CC}$
Output Current ( $I_{OUT}$ ) .....	+25mA
EN Voltage .....	0 to $V_{CC}$
$V_{REF}$ Current .....	+1mA
$SD_{LVL}$ Voltage .....	$V_{REF}$ to $V_{CC}$
Lead Temperature (soldering, 20sec.) .....	260°C
Storage Temperature ( $T_s$ ) .....	-65°C to +150°C

**Operating Ratings<sup>(2)</sup>**

Supply Voltage ( $V_{CC}$ ) .....	+3.0V to +3.6V
Ambient Temperature ( $T_A$ ) .....	-40°C to +85°C
Junction Temperature ( $T_J$ ) .....	-40°C to +120°C
Junction Thermal Resistance QFN	
( $\theta_{JA}$ ) Still-air .....	61°C/W
( $\Psi_{JB}$ ).....	38°C/W
EPAD-MSOP	
( $\theta_{JA}$ ) Still-air .....	38°C/W
( $\Psi_{JB}$ ).....	22°C/W

**DC Electrical Characteristics** $V_{CC} = 3.0V$  to  $3.6V$ ;  $R_{LOAD} = 50\Omega$  to  $V_{CC}$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ .

Symbol	Parameter	Condition	Min	Typ	Max	Units
$I_{CC}$	Power Supply Current	No output load		47	65	mA
$SD_{LVL}$	$SD_{LVL}$ Voltage		$V_{REF}$		$V_{CC}$	V
$V_{OH}$	CML Output HIGH Voltage		$V_{CC}-0.020$	$V_{CC}-0.005$	$V_{CC}$	V
$V_{OL}$	CML Output LOW Voltage	$V_{CC} = 3.3V$	$V_{CC}-0.475$	$V_{CC}-0.400$	$V_{CC}-0.350$	V
$V_{OFFSET}$	Differential Output Offset				$\pm 80$	mV
$Z_O$	Single-Ended Output Impedance		40	50	60	$\Omega$
$Z_I$	Single-Ended Input Impedance		40	50	60	$\Omega$
$V_{REF}$	Reference Voltage			$V_{CC}-1.28$		V

**TTL DC Electrical Characteristics** $V_{CC} = 3.0V$  to  $3.6V$ ;  $R_{LOAD} = 50\Omega$  to  $V_{CC}$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ .

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{IH}$	EN Input HIGH Voltage		2.0			V
$V_{IL}$	EN Input LOW Voltage				0.8	V
$I_{IH}$	EN Input HIGH Current	$V_{IN} = 2.7V$ $V_{IN} = V_{CC}$			20 100	$\mu A$
$I_{IL}$	EN Input LOW Current	$V_{IN} = 0.5V$	-0.3			mA
$V_{OH}$	SD Output HIGH Level	$V_{CC} \geq 3.3V$ , $I_{OH-MAX} < 160\mu A$ $V_{CC} < 3.3V$ , $I_{OH-MAX} < 160\mu A$	2.4 2.0			V
$V_{OL}$	SD Output LOW Level	$I_{OL} = +2mA$			0.5	V

**Notes:**

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential (GND) on the PCB.  $\Psi_{JB}$  uses 4-layer ( $\theta_{JA}$ ) in still-air-number, unless otherwise stated.

## AC Electrical Characteristics


$V_{CC} = 3.0V$  to  $3.6V$ ;  $R_{LOAD} = 50\Omega$  to  $V_{CC}$ ;  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ .

Symbol	Parameter	Condition	Min	Typ	Max	Units
$t_r, t_f$	Output Rise/Fall Time (20% to 80%)	Note 4		60	120	ps
$t_{JITTER}$	Deterministic Random	Note 5 Note 6		15 5		ps <sub>PP</sub> ps <sub>RMS</sub>
$V_{ID}$	Differential Input Voltage Swing	Figure 1	10		1800	mV <sub>PP</sub>
$V_{OD}$	Differential Output Voltage Swing	$V_{ID} \geq 18mV_{PP}$ Figure 1	700	800	950	mV <sub>PP</sub>
$T_{OFF}$	SD Release Time			2	10	μs
$T_{ON}$	SD Assert Time			2	10	μs
$SD_{AL}$	Low SD Assert Level	$R_{SDLVL} = 15k\Omega$ , Note 8		12		mV <sub>PP</sub>
$SD_{DL}$	Low SD De-assert Level	$R_{SDLVL} = 15k\Omega$ , Note 8		7.8		mV <sub>PP</sub>
$HYS_L$	Low SD Hysteresis	$R_{SDLVL} = 15k\Omega$ , Note 7		3.7		dB
$SD_{AM}$	Medium SD Assert Level	$R_{SDLVL} = 5k\Omega$ , Note 8		25	40	mV <sub>PP</sub>
$SD_{DM}$	Medium SD De-assert Level	$R_{SDLVL} = 5k\Omega$ , Note 8	10	17		mV <sub>PP</sub>
$HYS_M$	Medium SD Hysteresis	$R_{SDLVL} = 5k\Omega$ , Note 7	2	3.3	4.5	dB
$SD_{AH}$	High SD Assert Level	$R_{SDLVL} = 100\Omega$ , Note 8		69	95	mV <sub>PP</sub>
$SD_{DH}$	High SD De-assert Level	$R_{SDLVL} = 100\Omega$ , Note 8	30	45		mV <sub>PP</sub>
$HYS_H$	High SD Hysteresis	$R_{SDLVL} = 100\Omega$ , Note 7	2	3.7	4.5	dB
$B_{-3dB}$	3dB Bandwidth			2		GHz
$A_{V(Diff)}$	Differential Voltage Gain		32	38		dB
$S_{21}$	Single-ended Small-Signal Gain		26	32		dB


### Notes:

4. Amplifier in limiting mode. Input is a 200MHz square wave.
5. Deterministic jitter measured using 3.2Gbps K28.5 pattern,  $V_{ID} = 10mV_{PP}$ .
6. Random jitter measured using 3.2Gbps K28.7 pattern,  $V_{ID} = 10mV_{PP}$ .
7. This specification defines electrical hysteresis as  $20\log(SD\text{ Assert}/SD\text{ De-assert})$ . The ratio between optical hysteresis and electrical hysteresis is found to vary between 1.5 and 2 depending upon the level of received optical power and ROSA characteristics. Based on that ratio, the optical hysteresis corresponding to the electrical hysteresis range 2dB-4.5dB, shown in the AC characteristics table, will be 1dB-3dB Optical Hysteresis.
8. See "Typical Operating Characteristics" for a graph showing how to choose a particular  $R_{SDLVL}$  for a particular SD assert and its associated de-assert amplitude.

## Typical Characteristics



## Functional Diagram



## Detailed Description

The SY88315BL low-power limiting post amplifier operates from a single +3.3V power supply, over temperatures from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Signals with data rates up to 3.2Gbps and as small as  $5\text{mV}_{\text{PP}}$  can be amplified. Figure 1 shows the allowed input voltage swing. The SY88315BL generates an SD output.  $\text{SD}_{\text{LVL}}$  sets the sensitivity of the input amplitude detection.

### Input Amplifier/Buffer

Figure 2 shows a simplified schematic of the SY88315BL's input stage. The high-sensitivity of the input amplifier allows signals as small as  $10\text{mV}_{\text{PP}}$  to be detected and amplified. The input amplifier also allows input signals as large as  $1800\text{mV}_{\text{PP}}$ . Input signals are linearly amplified with a typical 38dB differential voltage gain. Since it is a limiting amplifier, the SY88315BL outputs typically  $800\text{mV}_{\text{PP}}$  voltage-limited waveforms for input signals that are greater than  $12\text{mV}_{\text{PP}}$ . Applications requiring the SY88315BL to operate with high-gain should have the upstream TIA placed as close as possible to the SY88315BL's input pins to ensure the best performance of the device.

### Output Buffer

The SY88315BL's CML output buffer is designed to drive  $50\Omega$  lines. The output buffer requires appropriate termination for proper operation. An external  $50\Omega$  resistor to  $\text{V}_{\text{CC}}$  for each output pin provides this. Figure 3 shows a simplified schematic of the output stage.

### Signal-Detect

The SY88315BL generates a chatter-free SD open-collector TTL output with an internal  $4075\text{~nA}$  pull-up resistor as shown in Figure 4. SD is used to determine that the input amplitude is large enough to be considered a valid input. SD asserts high if the input amplitude rises above the threshold set by  $\text{SD}_{\text{LVL}}$  and de-asserts low otherwise. SD can be fed back to the enable (EN) input to maintain output stability under a loss of signal condition. EN de-asserts the true output signal without removing the input signals. Typical 3.4dB SD hysteresis is provided to prevent chattering.

### Signal-Detect Level Set

A programmable SD level set pin ( $\text{SD}_{\text{LVL}}$ ) sets the threshold of the input amplitude detection. Connecting an external resistor between  $\text{V}_{\text{CC}}$  and  $\text{SD}_{\text{LVL}}$  sets the voltage at  $\text{SD}_{\text{LVL}}$ . This voltage ranges from  $\text{V}_{\text{CC}}$  to  $\text{V}_{\text{REF}}$ . The external resistor creates a voltage divider between  $\text{V}_{\text{CC}}$  and  $\text{V}_{\text{REF}}$  as shown in Figure 5

### Hysteresis

The SY88315BL provides typically 3.4dB SD electrical hysteresis. By definition, a power ratio measured in dB is  $10\log$  (power ratio). Power is calculated as  $\text{V}_{\text{IN}}^2/\text{R}$  for an electrical signal. Hence the same ratio can be stated as  $20\log$  (voltage ratio). While in linear mode, the electrical voltage input changes linearly with the optical power and therefore, the ratios change linearly. Thus, the optical hysteresis in dB is half the electrical hysteresis in dB given in the data sheet. Since the SY88315BL is an electrical device, this data sheet refers to hysteresis in electrical terms. With 3.4dB SD hysteresis, a voltage factor of 1.5 is required to assert or de-assert SD.



Figure 1.  $V_{IS}$  and  $V_{ID}$  Definition

Figure 2. Input Structure




Figure 3. Output Structure




Figure 4. Power Supply Current Measurement









Figure 5. SD Output Structure

Figure 6. SD<sub>LVL</sub> Setting Circuit

## Package Information



TOP VIEWBOTTOM VIEWSIDE VIEW

## NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm.
3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.

**16-Pin QFN**


---

**MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA**  
 TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.