

ON Semiconductor®

FDD5614P

60V P-Channel PowerTrench® MOSFET

General Description


This 60V P-Channel MOSFET uses ON Semiconductor's high voltage PowerTrench process. It has been optimized for power management applications.


Applications

- DC/DC converter
- · Power management
- Load switch

Features

- -15 A, -60 V. $R_{DS(ON)}=100~m\Omega$ @ $V_{GS}=-10~V$ $R_{DS(ON)}=130~m\Omega$ @ $V_{GS}=-4.5~V$
- · Fast switching speed
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS(ON)}}$
- · High power and current handling capability





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	I Parameter		Ratings	Units	
V_{DSS}	Drain-Source Voltage		-60	V	
V _{GSS}	Gate-Source Voltage		±20	V	
I _D	Drain Current - Continuous	(Note 3)	-15	A	
	- Pulsed	(Note 1a)	- 45		
P _D	Power Dissipation for Single Operation	(Note 1)	42	W	
		(Note 1a)	3.8		
		(Note 1b)	1.6		
T_J, T_{STG}	Operating and Storage Junction Temperat	ture Range	-55 to +175	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	3.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
R _{eJA}	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity	
FDD5614P	FDD5614P	13"	16mm	2500 units	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Note	:1)	1	I	I	
W _{DSS}	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = -30 \text{ V}, I_D = -4.5 \text{ A}$			90	mJ
I _{AR}	Maximum Drain-Source Avalanche Current				-4.5	Α
Off Char	acteristics		•	•	•	
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-60			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = -250 μA, Referenced to 25°C		-49		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20V$, $V_{DS} = 0 V$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.6	-3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C		4		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -10 \text{ V}, \qquad I_D = -4.5 \text{ A}$ $V_{GS} = -4.5 \text{ V}, \qquad I_D = -3.9 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -4.5 \text{ A}, T_J = 125 ^{\circ}\text{C}$		76 99 137	100 130 185	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-20			Α
g _{FS}	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -3 \text{ A}$		8		S
Dvnamio	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -30 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		759		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		90		pF
C _{rss}	Reverse Transfer Capacitance			39		pF
Switchin	ng Characteristics (Note 2)		I	ı	ı	
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -30 \text{ V}, \qquad I_{D} = -1 \text{ A},$		7	14	ns
t _r	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		10	20	ns
t _{d(off)}	Turn-Off Delay Time			19	34	ns
t _f	Turn-Off Fall Time			12	22	ns
Qg	Total Gate Charge	$V_{DS} = -30 V, \qquad I_{D} = -4.5 \text{ A}, \ V_{GS} = -10 \text{ V}$		15	24	nC
Q _{gs}	Gate-Source Charge			2.5		nC
Q _{gd}	Gate-Drain Charge]		3.0		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				_
I _s	Maximum Continuous Drain-Source				-3.2	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -3.2 \text{ A} \text{(Note 2)}$		-0.8	-1.2	V

Notes:

1. R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



a) $R_{\theta JA} = 40$ °C/W when mounted on a 1in^2 pad of 2 oz copper




b) $R_{\theta JA} = 96^{\circ}C/W$ when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width $< 300 \mu s$, Duty Cycle < 2.0%
- 3. Maximum current is calculated as: $\sqrt{\frac{P_D}{R_{DS(CN)}}}$

Maximum current is calculated as: V¹¹DS(ON)
 where P_D is maximum power dissipation at T_C = 25°C and R_{DS(on)} is at T_{J(max)} and V_{GS} = 10V. Package current limitation is 21A


Typical Characteristics



Have the control of t

Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and separating the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, emplo

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative