## **MOSFET** – Power, Single **P-Channel** -60 V, -14 A, 52 m $\Omega$

#### **Features**

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVTFS5116PLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parar	Symbol	Value	Unit		
Drain-to-Source Voltage			$V_{DSS}$	-60	٧
Gate-to-Source Voltage	€		V <sub>GS</sub>	±20	٧
Continuous Drain Cur-		T <sub>mb</sub> = 25°C	I <sub>D</sub>	-14	Α
rent R $_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady	T <sub>mb</sub> = 100°C		-10	
Power Dissipation	State	T <sub>mb</sub> = 25°C	$P_{D}$	21	W
R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)		T <sub>mb</sub> = 100°C		10	
Continuous Drain Cur-		T <sub>A</sub> = 25°C	I <sub>D</sub>	-6	Α
rent R <sub>0JA</sub> (Notes 1 & 3, 4)	Steady State	T <sub>A</sub> = 100°C		-4	
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	3.2	W
R <sub>θJA</sub> (Notes 1, 3)		T <sub>A</sub> = 100°C		1.6	
Pulsed Drain Current	I Drain Current $T_A = 25^{\circ}C, t_p = 10 \mu s$			-126	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body D	I <sub>S</sub>	-17	Α		
Single Pulse Drain-to-Source Avalanche Energy ( $T_J$ = 25°C, $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_{L(pk)}$ = 30 A, L = 0.1 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	45	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Note 2 and 3)	$R_{\Psi J-mb}$	7.2	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	47	

- 1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
-60 V	52 mΩ @ –10 V	–14 A	
	72 mΩ @ -4.5 V	-14 <i>A</i>	

#### P-Channel MOSFET





CASE 511AB

# sd



b D 5 D AYWW= hο

**MARKING DIAGRAM** 

XXXX = Specific Device Code = Assembly Location

= Year WW = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**


See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		-60			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			-1.0	μΑ
		$V_{DS} = 60 \text{ V}$	T <sub>J</sub> = 125°C			-10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	<sub>S</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= -250 μA	-1		-3	V
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = -10 \text{ V},$	I <sub>D</sub> = -7 A		37	52	mΩ
		V <sub>GS</sub> = -4.5 V,	I <sub>D</sub> = -7 A		51	72	
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V,	<sub>D</sub> = -5 A		11		S
CHARGES AND CAPACITANCES					•	•	
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f =	1.0 MHz,		1258		pF
Output Capacitance	C <sub>oss</sub>	$V_{DS} = -2$	25 V		127		1
Reverse Transfer Capacitance	C <sub>rss</sub>				84		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -48 \text{ V},$ $I_D = -7 \text{ A}$			14		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				1		nC
Gate-to-Source Charge	Q <sub>GS</sub>				4		
Gate-to-Drain Charge	$Q_{GD}$				8		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -10 \text{ V}, V_{DS} = -48 \text{ V},$ $I_D = -7 \text{ A}$			25		nC
SWITCHING CHARACTERISTICS (No	te 6)				•	•	
Turn-On Delay Time	t <sub>d(on)</sub>				14		ns
Rise Time	t <sub>r</sub>	Voc = -4.5 V. V	ne = -48 V.		68		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = -4.5 \text{ V, V}$ $I_{D} = -7.0 \text{ V}$	'A		24		1
Fall Time	t <sub>f</sub>				36		1
DRAIN-SOURCE DIODE CHARACTER	RISTICS				•	•	
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		-0.79	-1.20	V
		$I_S = -7 A$	T <sub>J</sub> = 125°C		-0.64		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$ $I_S = -7 \text{ A}$			21		ns
Charge Time	ta				16		1
Discharge Time	t <sub>b</sub>				5		1
Reverse Recovery Charge	Q <sub>RR</sub>				24		nC

<sup>5.</sup> Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response


#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>	
NVTFS5116PLTAG	5116	WDFN8 (Pb-Free)	1500 / Tape & Reel	
NVTFS5116PLWFTAG	16LW	WDFN8 (Pb-Free)	1500 / Tape & Reel	
NVTFS5116PLTWG	5116	WDFN8 (Pb-Free)	5000 / Tape & Reel	
NVTFS5116PLWFTWG	16LW	WDFN8 (Pb-Free)	5000 / Tape & Reel	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS


#### WDFN8 3.3x3.3, 0.65P CASE 511AB ISSUE D




#### NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00		0.05	0.000		0.002	
b	0.23	0.30	0.40	0.009	0.012	0.016	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D		3.30 BSC			0.130 BSC		
D1	2.95	3.05	3.15	0.116	0.120	0.124	
D2	1.98	2.11	2.24	0.078	0.083	0.088	
E		3.30 BSC		0.130 BSC			
E1	2.95	3.05	3.15	0.116	0.120	0.124	
E2	1.47	1.60	1.73	0.058	0.063	0.068	
E3	0.23	0.30	0.40	0.009	0.012	0.016	
е		0.65 BSC		0.026 BSC			
G	0.30	0.41	0.51	0.012	0.016	0.020	
K	0.65	0.80	0.95	0.026	0.032	0.037	
L	0.30	0.43	0.56	0.012	0.017	0.022	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
M	1.40	1.50	1.60	0.055	0.059	0.063	
θ	0 °		12 °	0 °		12 °	





DIMENSION: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative