

Ultra Series™ Crystal Oscillator Si564 Data Sheet

Ultra Low Jitter I2C Programmable XO (90 fs), 0.2 to 3000 MHz

The Si564 Ultra Series[™] oscillator utilizes Silicon Laboratories' advanced 4th generation DSPLL[®] technology to provide an ultra-low jitter, low phase noise clock at any output frequency. The device is user-programmed via simple I2C commands to provide any frequency from 0.2 to 3000 MHz with <1 ppb resolution and maintains exceptionally low jitter for both integer and fractional frequencies across its operating range. The Si564 offers excellent reliability and frequency stability as well as guaranteed aging performance. On-chip power supply filtering provides industry-leading power supply noise rejection, simplifying the task of generating low jitter clocks in noisy systems that use switched-mode power supplies. The Si564 has a dramatically simplified supply chain that enables Silicon Labs to ship custom frequency samples 1-2 weeks after receipt of order. Unlike a traditional XO, where a different crystal is required for each output frequency, the Si564 uses one simple crystal and a DSPLL IC-based approach to provide the desired output frequency. The Si564 is factory-configurable for a wide variety of user specifications, including startup frequency, I2C address, output format, and OE pin location/ polarity. Specific configurations are factory-programmed at time of shipment, eliminating the long lead times associated with custom oscillators.

KEY FEATURES

- I2C programmable to any frequency from 0.2 to 3000 MHz with < 1 ppb resolution
- Ultra low jitter: 90 fs RMS Typ (12 kHz 20 MHz)
- Configure up to 4 pin-selectable startup frequencies
- I2C interface supports 100 kbps, 400 kbps, and 1 Mbps (Fast Mode Plus)
- Excellent PSRR and supply noise immunity: –80 dBc Typ
- 3.3 V, 2.5 V and 1.8 V V_{DD} supply operation from the same part number
- LVPECL, LVDS, CML, HCSL, CMOS, and Dual CMOS output options
- 3.2x5, 5x7 mm package footprints
- Samples available with 1-2 week lead times

APPLICATIONS

- 100G/200G/400G OTN, coherent optics, PAM4
- 10G/40G/100G optical ethernet
- 3G-SDI/12G-SDI/24G-SDI broadcast video
- Servers, switches, storage, search acceleration
- Test and measurement
- FPGA/ASIC clocking

1. Ordering Guide

The Si564 XO supports a variety of options including startup frequency, output format, and OE pin location/polarity, as shown in the chart below. Specific device configurations are programmed into the part at time of shipment, and samples are available in 1-2 weeks. Silicon Laboratories provides an online part number configuration utility to simplify this process. Refer to [www.silabs.com/oscillators](http://www.silabs.com/products/timing/oscillators) to access this tool and for further ordering instructions.

Notes:

- 1. Contact Silicon Labs for non-standard configurations.
- 2. Total stability includes temp stability, initial accuracy, load pulling, VDD variation, and 20 year aging at 70 °C.
- 3. Create custom part numbers at [www.silabs.com/oscillators.](http://www.silabs.com/products/timing/oscillators)

1.1 Technical Support

2. Electrical Specifications

Table 2.1. Electrical Specifications

 V_{DD} = 1.8 V, 2.5 or 3.3 V ± 5%, T_A = –40 to 85 °C

Notes:

1. Total Stability includes temperature stability, initial accuracy, load pulling, VDD variation, and aging for 20 yrs at 70 ºC.

2. OE includes a 50 kΩ pull-up to VDD for OE active high, or includes a 50 kΩ pull-down to GND for OE active low. FS0 and FS1 pins each include a 50 kΩ pull-up to VDD. NC (No Connect) pins include a 50 kΩ pull-down to GND.

3. R_{term} = 50 Ω to V_{DD} – 2.0 V (see Figure 4.1).

4. R_{term} = 100 Ω (differential) (see Figure 4.2).

5. R_{term} = 50 Ω to GND (see Figure 4.2).

6. Refer to the figure below for Typical Clock Output Swing Amplitudes vs Frequency.

Figure 2.1. Typical Clock Output Swing Amplitudes vs. Frequency

Table 2.2. I2C Characteristics

V_{DD} = 1.8, 2.5, or 3.3 V ± 5%, T_A = –40 to 85 °C

Table 2.3. Clock Output Phase Jitter and PSRR

V_{DD} = 1.8 V, 2.5 or 3.3 V ± 5%, T_A = –40 to 85 °C

Parameter	Symbol	Test Condition/Comment	Min	Typ	Max	Unit
Phase Jitter (RMS, 12 kHz - 20 MHz) ¹ All Differential Formats	φJ	$F_{C1 K} \ge 200 \text{ MHz}$		90	140	fs
		100 MHz \leq F _{CLK} < 200 MHz		105	160	fs
		LVPECL @ 156.25 MHz		95	125	fs
Phase Jitter (RMS, 12 kHz - 20 MHz) ¹ CMOS / Dual CMOS Formats	φJ	10 MHz ≤ F _{CLK} < 250 MHz		200		fs
Spurs Induced by External Power Supply Noise, 50 mVpp Ripple. LVDS 156.25 MHz Output	PSRR	100 kHz sine wave		-83		dBc
		200 kHz sine wave		-83		
		500 kHz sine wave		-82		
		1 MHz sine wave		-85		
Note: 1. Jitter inclusive of any spurs.						

Table 2.4. 3.2 x 5 mm Clock Output Phase Noise (Typical)

Figure 2.2. Phase Jitter vs. Output Frequency

Phase jitter measured with Agilent E5052 using a differential-to-single ended converter (balun or buffer). Measurements collected for >700 commonly used frequencies. Phase noise plots for specific frequencies are available using our free, online Oscillator Phase Noise Lookup Tool at www.silabs.com/oscillators.

Table 2.5. Environmental Compliance and Package Information

Note:

1. For additional product information not listed in the data sheet (e.g. RoHS Certifications, MDDS data, qualification data, REACH Declarations, ECCN codes, etc.), refer to our "Corporate Request For Information" portal found here: [www.silabs.com/support/](http://www.silabs.com/support/quality/Pages/RoHSInformation.aspx) [quality/Pages/RoHSInformation.aspx](http://www.silabs.com/support/quality/Pages/RoHSInformation.aspx).

Table 2.6. Thermal Conditions

Table 2.7. Absolute Maximum Ratings¹

Notes:

1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020.

3. Dual CMOS Buffer

Dual CMOS output format ordering options support either complementary or in-phase signals for two identical frequency outputs. This feature enables replacement of multiple XOs with a single Si564 device.

Figure 3.1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs

4. Recommended Output Terminations

The output drivers support both AC-coupled and DC-coupled terminations as shown in figures below.

AC-Coupled LVPECL - 50 Ω w/VTT Bias DC-Coupled LVPECL - 50 Ω w/VTT Bias

Figure 4.3. CML and CMOS Output Terminations

5. Configuring Si564 Output Frequency via I2C

The Si564 oscillator device contains a fixed frequency crystal and frequency synthesis IC using Silicon Labs patented DSPLL™ technology, all enclosed in a standard hermetically sealed crystal oscillator (XO) package. The internal crystal provides the reference frequency used by the DSPLL frequency synthesis IC. The output frequency of the Si564 oscillator device can be dynamically set via I2C register settings in the DSPLL frequency synthesis IC. DSPLL technology provides unmatched frequency flexibility with superior output jitter/ phase noise performance and part per trillion frequency accuracy. This document describes how to calculate the required Si564 register values used to set device output frequency, and how to load these values into the Si564 device.

Figure 5.1. Si564 Block Diagram

The figure above is a simplified high-level block diagram of the Si564 oscillator device. The output frequency is set by a combination of three divider blocks highlighted in the above block diagram.

- 1. FBDIV DSPLLTM Feedback Divider used to set Digital VCO frequency
- 2. HSDIV High-Speed Output Divider
- 3. LSDIV Low-Speed Output Divider

The final device output frequency is based on the digital VCO frequency divided by the product of HSDIV and LSDIV divider settings. The limits of each of these internal blocks (both digital VCO and dividers) determines the valid operating frequency range of the device.

The FBDIV divider, is a fractional fixed-point divider with a total length of 43 bits consisting of an 11-bit integer field (FBINT) and a 32 bit fractional field (FBFRAC) where total FBDIV = [FBINT].[FBFRAC] with an implied decimal point as shown. This bit format is known as an 11.32 fixed point format where the integer portion is 11 bits and fractional portion is 32 bits, for a total of 43 bits.

The HSDIV divider is an integer divider, 11 bits in length, containing a binary divider value. One noteworthy feature of the HSDIV divider is a special duty cycle correction circuit that allows **odd** divide ratios of lower divider values (4-33 only) with 50% duty cycle output. This feature is useful when LSDIV divide ratio is set to 1.

The LSDIV divider performs power-of-2 divides ranging from divide by 1 (20) to divide by 32 (25). The register controlling the LSDIV divider is 3 bits in length, holding the power-of-2 divide ratio (divider exponent). For example, if LSDIV register = 3 the LSDIV divide ratio is 23 = 8. Values greater than 5 (i.e. LSDIV register = 6 or 7) still map into a divide by 32.

The tables below summarize the divider limits for LSDIV, HSDIV, FBDIV. These limits and restrictions **must** be observed when deriving divider register values, as will be explained in later sections.

Table 5.1. Si564 Divider Range Limits

Note:

1. LSDIV is power of 2 divider. See LSDIV table below for actual divide ratio based on LSDIV register value.

Table 5.2. Additional LSDIV and HSDIV Divider Restrictions

Note:

1. HSDIV can implement low value (4-33) **odd** divide ratios while providing a 50% duty cycle output due to special duty cycle correction circuit.

Note that all divider values (FBDIV, HSDIV, LSDIV) are **unsigned** and contain only positive values.

The Si564 high-performance oscillator family has three different speed grade offerings, each covering a specific frequency range. The table below outlines the output frequency range coverage by each speed grade, the corresponding min and max VCO frequency for that speed grade, and the nominal crystal frequency. The information in the table below is needed when calculating divider settings for a given device, speed grade, and output frequency.

Table 5.3. Si564 Speed Grades, Crystal Frequency, and VCO Range Limits

5.1 Output Frequency Equations

The basic equations used to derive the output frequency are given below and can be easily inferred from the device block diagram in Figure 5.2 Si564 Frequency Definition Block Diagram on page 16. Equation 1 is the relationship between the output frequency (Fout), and the VCO frequency (Fvco) and total output divider ratio (HSDIV * LSDIV). Equation 2 is the relationship between the VCO frequency (Fvco), the fixed crystal oscillator frequency (Fosc), and the feedback divider (FBDIV).

Fout = Fvco / (HSDIV x LSDIV)

Equation 1

Fvco = (Fosc x FBDIV)

Figure 5.2. Si564 Frequency Definition Block Diagram

Equation 3a is a rearranged Equation 1 to solve for the total output divider (HSDIV *LSDIV) given Fout and Fvco. Equation 3b is rearranged again solving for Fvco given Fout and (HSDIV * LSDIV).

(HSDIV x LSDIV) = Fvco / Fout

Equation 3a

Fvco = Fout x (HSDIV x LSDIV)

Equation 3b

Equation 4 is a rearranged Equation 2 to now solve for FBDIV given Fvco and Fosc.

FBDIV = Fvco / Fosc

Equation 4

Equations 3a, 3b, and 4 will be used in the process of deriving the required divider values to provide a desired output frequency. The basic process is outlined below.

5.2 General Process Steps for Divider Calculation

- 1. Estimate a theoretical total output divider value (HSDIV * LSDIV) based on desired Fout while targeting the minimum valid Fvco frequency using Eqn. 3a and . Use floating point calculations for this step.
	- Result: Floating point value of total (HSDIV * LSDIV).
- 2. Derive a valid LSDIV divider value based on LSDIV and HSDIV divider limitations **using the lowest possible value for LSDIV**. For example, if (HSDIV $*$ LSDIV) = 8.22, use LSDIV =1 and HSDIV = 8.22 versus LSDIV = 2 and HSDIV = 4.11.
	- Result: Valid LSDIV value.
- 3. Using LSDIV value from #2 above, find nearest valid **integer** HSDIV divider value resulting in Fvco being **equal to or greater than Fvco min**, which observing all HSDIV limitations. Use Eqns. 3a/3b as necessary.
	- Result: Valid HSDIV value.
- 4. With valid integer HSDIV and LSDIV values, calculate the required Fvco frequency with Eqn. 3b. (Fvco must remain in valid range per .)
	- Result: Valid VCO frequency.
- 5. With the derived valid Fvco frequency, use Eqn 4 to calculate required FBDIV based on device specific Fosc frequency from .
	- Result: Valid FBDIV value
- 6. At this point all FBDIV, HSDIV and LSDIV values required to generate the desired output frequency have been calculated. These three divider values must be now be appropriately formatted to fit the register format expected by the device. This is described in a later section.

5.3 Example: Deriving Si564 Divider Settings for 156.75 MHz Output

The general process of deriving divider values for a specific output frequency is outlined in the previous section and now will be used in this example. To reiterate, all calculations must be done while observing divider limits and valid VCO frequency range limits for your device. In this example, the device is Si564 and with a desired output frequency of 156.75 MHz, the speed grade required will be "C" or better. (One important note: All divider and register settings derived for any speed grade will work without modification for all **faster** speed grades on the same base part number device.)

Example VB code that implements the following divider calculation process is given in [5.8 Si564 Frequency Planner VB Code](#page-23-0) and can be used for implementing any supported output frequency.

Step 1: Find the valid theoretical lower limit of the total output divider (HSDIV*LSDIV) based on the desired output frequency and lowest valid VCO frequency. This will bias the divider solution to the lowest possible VCO frequency since this will provide the best performance solution.

Given the valid Si564 VCO range is 10.8000 GHz to 12.1097 GHz, the minimum theoretical values for (HSDIV * LSDIV) for the example 156.75 MHz output frequency are given in Equation 3:

Minimum (HSDIV*LSDIV) = (10.8000 GHz / 156.75 MHz) = **68.89952…**

Step 2: Find valid LSDIV divisor value given minimum (HSDIV*LSDIV) from step 1. For best performance, preference should be given to implementation of the total output divider (HSDIV*LSDIV) using HSDIV with LSDIV divide ratio = 1, if possible. Use LSDIV divide ratios > 1 only if HSDIV alone cannot implement the required output divider. Since the total (HSDIV*LSDIV) value of 68.8995… is less than the HSDIV maximum divider value of 2046, the LSDIV divide **ratio** value will be 1, which corresponds to a LSDIV register setting of 0, since the LSDIV divider can only be a power of 2 value (see [Table 5.2 Additional LSDIV and HSDIV Divider Restrictions on page](#page-14-0) [15](#page-14-0) for valid LSDIV settings).

LSDIV divide ratio = 1, therefore **LSDIV register value = 0**

Step 3: Find HSDIV divisor value. Given LSDIV = 1, HSDIV must implement 68.8995... or greater. Since HSDIV is an integer divider, the next greatest integer is 69. But, checking valid HSDIV values when LSDIV divide ratio = 1, we see 69 is NOT valid since it is greater than 33 and an odd value. This means the next greater integer value must be used, which is 70 (now even value). Note that 68 would **not** be valid since 68 is less than 68.8995… and would result in a VCO frequency below the lower VCO frequency limit.

HSDIV divide ratio = 70, which gives **HSDIV register value = 70 decimal (or hex value = 0x46)**

Step 4: Calculate a valid VCO frequency and corresponding floating point FBDIV value. Given the calculated output divider value (HSDIV*LSDIV) = 70, the VCO frequency must be set to (156.75 MHz * 70) = **10.9725 GHz**. Note that 10.9725 GHz is indeed within the valid VCO frequency range per [Table 5.3 Si564 Speed Grades, Crystal Frequency, and VCO Range Limits on page 15](#page-14-0).

Fvco = **10.9725 GHz**

Step 5: Calculate the FBDIV value necessary to provide a 10.9725 GHz Fvco using a 152.6 MHz crystal as reference (Si564 device). The floating point FBDIV value required to attain 10.9725 GHz with a 152.6 MHz crystal reference can be calculated as follows:

FBDIV (float) = 10.9725 GHz / 152.6 MHz = **71.9036697247707**

(Color coded to highlight **Integer** and **Fractional** parts)

Step 6: Format each divider value into the required register format. LSDIV and HSDIV are simply binary values and can be directly used. FBDIV must first be put into 11.32 fixed point format. Converting the floating point FBDIV value into the 11.32 fixed point hex value required by the Si564 is done as follows:

Integer value = **71** decimal. Convert **71** to 11 bit hex = **0x047**. This is FBINT.

Fractional value = **0.9036697247707**. Multiply fractional value by 2^32 = 3881231914.2752. Now extract only the **integer** part of the result which is 3881231914. Convert 3881231914 to 32 bit hex = **0xE756E62A.** This is FBFRAC.

The resulting 11.32 fixed point hex number is therefore:

FBDIV = FBINT.FBFRAC = **0x047E756E62A**

At this point we have calculated all the required divider values. The table below summarizes the resulting divider values for implementing a 156.75 MHz output clock on the Si564.

5.4 Mapping Divider Settings into Register Values

For the previous 156.75 MHz example, the divider value to register mapping is shown in the table below. Note that Register 24 is a packed register and contains bits from both LSDIV and HSDIV registers as follows: LSDIV[2:0] maps into Reg24[6:4] and HSDIV[10:8] maps into Reg24[2:0]. Note that bits Reg24[7] and Reg24[3] are not used and indicated with 'x' in the RegName field below. See also the Register Map Reference section for specific bit positioning within registers.

Table 5.5. Si564 Divider Register Values for 156.75 MHz Output Clock Configuration

5.5 I2C Register Write Procedure to Set Output Frequency

After the frequency setting registers (Reg 23-Reg31) are calculated, there is a procedure that must be followed involving other specific control registers for the device to properly use the new frequency setting registers. Simply writing Reg23-Reg31 is not enough. The following procedure must be performed as shown to properly configure the Si564 for the desired output frequency. In other words, all the following register writes must be done, and **in the exact sequence shown**.

This programming sequence consists of three distinct phases.

- 1. Writing to specific registers to get the device ready to be updated.
- 2. Writing the calculated frequency (divider) settings for the desired output frequency.
- 3. Writing to specific registers necessary to start-up the device after divider registers have been updated. The new output frequency will appear on output.

The divider values shown in the table below are for the previously described Si564 example for an output frequency of 156.75 MHz (for other frequencies, replace the divider values in registers 23-31 with values specific to your frequency requirements leaving the other highlighted register values unchanged).

Table 5.6. Si564 Register Write Sequence to Set Output Frequency

Note: Refer to the device data sheet for default Si564 I2C address or to the device data sheet addendum for your specific I2C address.

5.6 Digitally Controlled Oscillator – ADPLL: Small, Fast Frequency Changes

The Si564 can make small, fast frequency adjustments over a range of +/- 950 ppm (parts-per-million) around the device output frequency (set as described in previous sections). This mode is typically used in applications requiring a digitally controlled oscillator (DCO) for digital PLL or other types of frequency control loops. We refer to this type of application as an all-digital PLL or ADPLL.

The ADPLL mode uses a single 24 bit register, ADPLL_DELTA_M[23:0], to add an offset to the VCO frequency to affect the small frequency change. This offset is added in a synchronous fashion to prevent frequency discontinuities and can be updated as fast as the max I2C bus speed of 1 MHz will allow. The frequency offset can be positive or negative over a range of -950 ppm to +950 ppm with 0.0001164 ppm resolution.

The equation for this frequency change is simply,

ADPLL_DELTA_M[23:0] = ∆ FoutPPM / 0.0001164

Where ∆ Fout_{PPM} is the desired ppm change in output frequency, ADPLL_DELTA_M[23:0] is a two's complement 24 bit value, and 0.0001164 is a constant per-bit ppm value. The 24 bit ADPLL_DELTA_M[23:0] value is written into three sequential 8 bit registers in LSByte to MSByte order via I2C. Upon writing the MSByte, the frequency change takes effect. Below is an example VB to implement this feature. (Note that writing ADPLL_DELTA_M[23:0] = 0x000 will result in no frequency offset and return to the nominal output frequency.)

VB Code example for ADPLL (small frequency change) calculation and operation:

```
nAddr = Device I2C address
PPM_Delta = desired PPM frequency shift
     Function Set_ADPLL(ByVal nAddr As UInteger, ByVal PPM_Delta As Double) As Integer
         Dim ADPLL_PPM_StepSize As Double = 0.0001164
         Dim ADPLL_Delta_M As Integer
         Dim Reg231 As UInteger = 0
         Dim Reg232 As UInteger = 0
        Dim Reg233 As UInteger = 0Dim ReturnCode As Integer = 0 '1=OK, -1 PPM requested is out of bounds
        If (PPM_Delta <= 950 And PPM_Delta >= -950) Then
            ADPLL Delta M = (PPM Delta / ADPLL PPM StepSize)
             Reg231 = (ADPLL_Delta_M And &HFF)
            Reg232 = (ADPLL\_Delta_M >> 8) And &HFFReg233 = (ADPLL\_Delta_M >> 16) And kHFF<br>I2C_Write(nAddr, 0, 231, Reg231) 'wr
                                                   'write "Reg231" value to register 231 at nAddr, page 0 (LSByte)
             I2C_Write(nAddr, 0, 232, Reg232) 'write "Reg232" value to register 232 at nAddr, page 0
             I2C_Write(nAddr, 0, 233, Reg233) 'write "Reg233" value to register 233 at nAddr, page 0 (MSByte
)
             ReturnCode = 1
         Else
            ReturnCode = -1 End If
         Return (ReturnCode)
     End Function
```
5.7 Register Map Reference

Table 5.7. Register Map Reference Summary

Table 5.8. Register Bit Field Summary

Si564 Data Sheet Configuring Si564 Output Frequency via I2C

5.8 Si564 Frequency Planner VB Code

```
--------------------------------------------------------------------------------------------------
Module Main
 '
     ' Si56x Frequency Planner Code
'' 1
'' 1
     'Set Target device type, Speed grade, and desired output frequency
'' 1
    Public Device As Integer = 564
     Public SpeedGrade As String = "D" 'Can only be "A" or "B" or "C" or "D"
     Public Output_Freq As Double = 312500000.0 'Output frequency in Hz (initially set to 312.5 MHz)
     'Set in 'SetLimits" function...
     Public Fvco_max As Double 'Fvco Max per Table 3
     Public Fvco_min As Double 'Fvco Min per Table 3
     Public Xtal_freq As Double 'Xtal_Freq per Table 3
     Public Fout_min As Double 'Minimum output frequency
     Public Fout_max As Double 'Maximum output frequency
     Sub Main()
'' '' '' '' '' '' ''
          ' Device divider limits (see Tables 1 & 2)
'' '' '' '' '' ''
         Dim HSDIV_UpperLimit As Integer = 2046
         Dim HSDIV_LowerLimit As Integer = 4
         Dim HSDIV_LowerLimit_Odd As Integer = 5 'min count for odd HSDIV divisor
         Dim HSDIV_UpperLimit_Odd As Integer = 33 'max count for odd HSDIV divisor
         Dim LSDIV_UpperLimit As Integer = 5
         Dim LSDIV_LowerLimit As Integer = 0
        Dim FBDIV_UpperLimit As Double = 2045 + (2 \land 32 - 1) / (2 \land 32))
         Dim FBDIV_LowerLimit As Double = 60.0
'' '' '' '' '' '' ''
         ' Working variables
'' '' '' '' '' '' ''
         Dim Min_HSLS_Div As Double
         Dim LSDIV_Div As Double ' actual LSDIV divide ratio
                                       ' LSDIV as encoded in power of 2 for device register use
         Dim HSDIV As Double
         Dim FBDIV As Double
         Dim Fvco As Double
         Dim FBDIV_Int As UInteger
         Dim FBDIV_Frac As UInteger
        Dim Reg23 As UInteger = 0 'HSDIV[7:0]<br>Dim Reg24 As UInteger = 0 'OD_LSDIV[2
                                       'OD_LSDIV[2:0],HSDIV[10:8] (*2^4,/2^8)
        Dim Reg26 As UInteger = 0 'FBDIV[7:0]
        Dim Reg27 As UInteger = 0 'FBDIV[15:8] (/2^8)
        Dim Reg28 As UInteger = 0 'FBDIV[23:16] (/2^16)
        Dim Reg29 As UInteger = 0 \qquad 'FBDIV[31:24] (/2^24)<br>Dim Reg30 As UInteger = 0 \qquad 'FBDIV[39:32] (/2^32)
         Dim Reg30 As UInteger = 0 'FBDIV[39:32] (/2^32)
        Dim Reg31 As UInteger = 0 'FBDIV[42:40] (/2^40)
'' '' '' '' '' ''
          ' Set device limits based on device type and speed grade.
          ' (Checks if desired output frequency is valid based on device and speed grade)
'' '' '' '' '' '' ''
         If SetLimits(Device, SpeedGrade, Output_Freq) = 0 Then
and the state of the Con-
              ' If limits are set and output frequency is valid, calculate frequency plan...
              '***********************************************************************************************
              ' Step 1: Find theoretical HSDIV *LSDIV value based on lowest valid VCO frequency...
                          ' (Assumes "Output_Freq" has been tested and is in valid range for the device grade accord
ing to Table 3)
and the state of the Con-
              Min_HSLS_Div = Fvco_min / Output_Freq ' Floating point HS*LS div value. Remember to first bound
s check Output_Freq!
              'Step 2: Find LSDIV divisor value given Min_HSLS_Div value
and the state of the Con-
              LSDIV_Div = Math.Ceiling(Min_HSLS_Div / HSDIV_UpperLimit) ' Divisor value of LSDIV, NOT yet encode
```

```
d as power of 2
             If (LSDIV_Div > 32) Then LSDIV_Div = 32 ' clip at 32 (max LSDIV divisor)
and the state of the Con-
             'Encode LSDIV divisor value into next nearest 'power of 2' value if not already. This will be LSDIV
_Reg
and the contract of the
             LSDIV_Reg = Math.Ceiling(Math.Log(LSDIV_Div, 2)) ' LSDIV_Reg now encoded as proper power of 
2. Will range from 0 to 5.
             ' Adjust LSDIV_Div (holder of divisor) based on rounded power of 2 value in LSDIV_Reg
             LSDIV_Div = 2 ^ LSDIV_Reg 'LSDIV_Div divisor now synchronized to actual LSDIV_Reg.
and the state of the Con-
             'Step 3: Find HSDIV divisor value using known LSDIV divisor
and the state of the Con-
             HSDIV = Math.Ceiling(Min_HSLS_Div / LSDIV_Div)
             If ((LSDIV_Reg > 0) Or ((HSDIV >= HSDIV_LowerLimit_Odd) And (HSDIV <= HSDIV_UpperLimit_Odd))) Then
                 HSDIV = HSDIV ' Leaves HSDIV as even or odd only if LSDIV_Div = 1 and HSDIV is from 4 to 33.
             Else
                 If ((HSDIV Mod 2) <> 0) Then 'If HSDIV is an odd value...
                    HSDIV = HSDIV + 1 \ldots make it even by rounding up
                End If ' If already even, leave it alone
             End If
and the state of the Con-
             ' Step 4: Now calculate Fvco and FBDIV
and the state of the Con-
             Fvco = (HSDIV * LSDIV_Div * Output_Freq) 'Calculate Fvco based on valid HSDIV,LSDIV, and Fout
            FBDIV = Fvco / Xtal_freq 'state 'Finally, calculate FBDIV based on xtal freq
'Calculate 11.32 fixed point FBDIV value (MCTL_M)
'Extract Integer part
FBDIV Int = Int(FBDIV)
'Extract fractional part
FBDIV = (FBDIV - FBDIV_Int)FBDIV = FBDIV * (2 ^ 32)FBDIV_Frac = Int(FBDIV)
''Generate Register values based on LSDIV, HSDIV, and FBDIV (MCTL_M)
'Reg23 = (HSDIV And \& HFF)Reg24 = ((HSDIV \gg 8) And $H7) Or ((LSDIV_Req And $H7) << 4)
Reg26 = (FBDIV_Frac And &HFF)Reg27 = (FBDIV_Frac>> 8) And &HFFReg28 = (FBDIV_Frac>> 16) And &HFFReg29 = (FBDIV_Frac>> 24) And & HFF
Reg30 = (FBDIV_Int) And &HFF
Reg31 = (FBDIV_Int \gg 8) And &H7 '*************************************************************************
         Else
             Console.WriteLine("*** Device invalid or Device limits exceeded. Frequency plan not calculated.")
         End If
     End Sub
'' 1
     ' Sets device limits according to Table 3
       Returns 0 if limits are set and output frequency is valid
       Returns -1 if device not found or output frequency/speed grade is invalid
     Function SetLimits(ByVal Device As Integer, ByVal SpeedGrade As String, ByVal Output_Freq As Double) As Int
eger
         Dim ReturnCode As Integer
         ReturnCode = 0
         If Device = 569 Then
             Xtal_freq = 152600000.0
             If SpeedGrade = "A" Then
                 Fvco_min = 10800000000.0
                Fvco_max = 13122222022.0 Fout_min = 200000.0
                Fout_max = 30000000000.0 If ((Output_Freq < Fout_min) Or (Output_Freq > Fout_max)) Then
                    ReturnCode = -1 End If
```

```
 ElseIf SpeedGrade = "B" Then
```

```
Fvco min = 108000000000.0Fvco_max = 12511886114.0Fout\_min = 200000.0Fout_max = 15000000000.0 If ((Output_Freq < Fout_min) Or (Output_Freq > Fout_max)) Then
                   ReturnCode = -1 End If
            ElseIf SpeedGrade = "C" Then
                Fvco_min = 10800000000.0
               Fvco_max = 12206718160.0Fout\_min = 200000.0 Fout_max = 800000000.0
                If ((Output_Freq < Fout_min) Or (Output_Freq > Fout_max)) Then
                   ReturnCode = -1 End If
            ElseIf SpeedGrade = "D" Then
               Fvco\_min = 108000000000.0 Fvco_max = 12206718160.0
Fout\_min = 200000.0Fout_max = 325000000.0 If ((Output_Freq < Fout_min) Or (Output_Freq > Fout_max)) Then
                   ReturnCode = -1 End If
            Else
               ReturnCode = -1 'Speed Grade not found
            End If
        Else
           ReturnCode = -1 'Device type not found
        End If
        Return (ReturnCode)
     End Function
End Module
--------------------------------------------------------------------------
```
5.9 Table of Common Frequencies for Si564 (152.6 MHz xtal)

5.10 I2C Interface

Configuration and operation of the Si564 is controlled by reading and writing to the RAM space using the I2C interface. The device operates in slave mode with 7-bit addressing and can operate in Standard-Mode (100 kbps), Fast-Mode (400 kbps), or Fast-Mode Plus (1 Mbps). Burst data transfer with auto address increments are also supported.

The I2C bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL). Both the SDA and SCL pins must be connected to the VDD supply via an external pull-up as recommended by the I2C specification. The Si564 7-bit I2C slave address is usercustomized during the part number configuration process.

Data is transferred MSB first in 8-bit words as specified by the I2C specification. A write command consists of a 7-bit device (slave) address + a write bit, an 8-bit register address, and 8 bits of data as shown in the figure below.

A write burst operation is also shown where every additional data word is written using an auto-incremented address.

Write Operation – Single Byte

Reg Addr +1

A read operation is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. A read burst operation is also supported. This is shown in the figure below.

Read Operation - Burst (Auto Address Increment)

S	Slv Addr [6:0]	O	A	Reg Addr [7:0]		A	P						
S	Slv Addr [6:0]		A	Data [7:0]	A		Data [7:0]	Reg Addr +1	N	P			
From slave to master From master to slave				1 – Read $0 - W$ rite A - Acknowledge (SDA LOW) N - Not Acknowledge (SDA HIGH) S - START condition $P - STOP$ condition									

Figure 5.4. I2C Read Operation

The timing specifications and timing diagram for the I2C bus is compatible with the I2C-Bus standard. SDA timeout is supported for compatibility with SMBus interfaces.

The I2C bus can be operated at a bus voltage of 1.71 to 3.63 V and should be the same voltage as the Si564 VDD.

6. Package Outline

6.1 Package Outline (5x7 mm)

The figure below illustrates the package details for the 5x7 mm Si564. The table below lists the values for the dimensions shown in the illustration.

Figure 6.1. Si564 (5x7 mm) Outline Diagram

Table 6.1. Package Diagram Dimensions (mm)

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

6.2 Package Outline (3.2x5 mm)

The figure below illustrates the package details for the 5x3.2 mm Si564. The table below lists the values for the dimensions shown in the illustration.

Figure 6.2. Si564 (3.2x5 mm) Outline Diagram

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

7. PCB Land Pattern

7.1 PCB Land Pattern (5x7 mm)

The figure below illustrates the 5x7 mm PCB land pattern for the Si564. The table below lists the values for the dimensions shown in the illustration.

Figure 7.1. Si564 (5x7 mm) PCB Land Pattern

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.

7.2 PCB Land Pattern (3.2x5 mm)

The figure below illustrates the 3.2x5.0 mm PCB land pattern for the Si564. The table below lists the values for the dimensions shown in the illustration.

Table 7.2. PCB Land Pattern Dimensions (mm)

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8. Top Marking

The figure below illustrates the mark specification for the Si564. The table below lists the line information.

Figure 8.1. Mark Specification

9. Revision History

Revision 1.0

June, 2018

• Initial release.

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com