DS90CR287,DS90CR288A

DS90CR287/DS90CR288A +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-85 MHz




Literature Number: SNLS056F



DS90CR287/DS90CR288A +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-85 MHz

- 20 to 85 MHz shift clock support
- 50% duty cycle on receiver output clock
- 2.5 / 0 ns Set & Hold Times on TxINPUTs
- Low power consumption
- ±1V common-mode range (around +1.2V)
- Narrow bus reduces cable size and cost
- Up to 2.38 Gbps throughput
- Up to 297.5 Mbytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Rising edge data strobe
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead TSSOP package


Block Diagrams



Pin Diagram for TSSOP Packages

56 V_{CC} 555 RXOUT21 54 RXOUT20 53 RXOUT19 551 RXOUT18 50 RXOUT17 49 RXOUT16 48 V_{CC} 47 PXOUT15 56 55 TxIN3 54 TxIN2 V_{CC} . RxOUT22 -TxIN5 2 2 RxOUT23 -3 RxOUT24 -TxIN6 -53 GND TxIN7 -GND -52 TxIN1 51 TxIN0 50 TxIN27 49 LVDS GND -5 5 GND -RxOUT25 -6 6 TxIN8 -RxOUT26 TxIN9 -RxOUT27 -TxIN10 8 8 LVDS GND -48 LVDS GND 48 TXOUTO -47 TXOUTO + 46 TXOUT1 -45 TXOUT1 + 44 LVDS V_{CC} 42 LVDS GND 9 RxIN0-48 VCC 47 RXOUT 15 46 RXOUT 14 45 RXOUT 13 44 GND 43 RXOUT 12 41 RXOUT 11 PARALLEL-TO-LVDS PARALLEL RxIN0+ 10 11 RxIN1 -RXIN1-RXIN1+ LVDS V_{CC} LVDS GND 15 LVDS-TO-TTL 42 Tx0UT2-41 Tx0UT2+ 41 RXOUT10 40 VCC 39 RXOUT9 38 RXOUT8 37 RXOUT7 RxIN2 - -RXIN2-16 RXIN2+ 17 40 TxCLKOUT-39 TxCLKOUT+ I RxCLKIN-RxCLKIN+ 19 RxIN3- 20 38 Tx0UT3-37 Tx0UT3+ RxIN3+ 20 36 LVDS GND 35 PLL GND PLL GND PLL Vac 36 GND 35 RXOUT5 34 RXOUT5 32 RXOUT4 31 VCC 29 RXOUT2 36 34 PLL V_{CC} PLL V_{CC} 23 PLL GND 24 PLL PLL 33 PLL GND 32 PLL GND 31 PWR DWN 30 TxCLK IN 30 TxIN26 PWR DWN 25 RxCLK OUT 27 R×OUTO 27 GND 28 29 GND 29 RxOUT1

Typical Application



ww.national.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

LVDS Output Short Circuit

Duration Continuous

Junction Temperature +150°C

Storage Temperature -65°C to +150°C

Lead Temperature

(Soldering, 4 sec.) +260°C

Solder Reflow Temperature

Maximum Package Power Dissipation @ +25°C

MTD56 (TSSOP) Package:

DS90CR287MTD 1.63 W

Package Derating:

DS90CR287MTD 12.5 mW/°C above +25°C 12.4 mW/°C 12.4 mW

ESD Rating

 $\begin{array}{ll} \mbox{(HBM, 1.5k}\Omega, \mbox{100pF)} & > 7\mbox{kV} \\ \mbox{(EIAJ, } 0\Omega, \mbox{200pF)} & > 700\mbox{V} \end{array}$

Latch Up Tolerance @

 $25^{\circ}C$ > ± 300 mA

Recommended Operating Conditions

Supply Voltage (V_{CC}) 3.0 3.3 3.6 V

Operating Free Air

Temperature (T_A) -10 +25 +70 °C

Receiver Input Range 0 2.4 V

Supply Noise Voltage 100 mV_C

 (V_{CC})

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

	Parameter		Min	Тур	Max	Units
LVCMOS	/LVTTL DC SPECIFICATIONS					
					-1.5	
				+1.8	+15	
					-120	
LVDS DR	IVER DC SPECIFICATIONS					
	Offset Voltage (Note 4)		1.125	1.25	1.375	
						1٧
		$V_{OUT} = 0V, R_L = 100\Omega$				
		$\overline{\text{PWR DWN}} = 0\text{V}, \text{ V}_{\text{OUT}} = 0\text{V or V}_{\text{CC}}$		±1		
LVDS RE	CEIVER DC SPECIFICATIONS					
		$V_{CM} = +1.2V$				
			-100			

Electrical Characteristics (Continued

Over recommended operating supply and temperature ranges unless otherwise specified

	Parameter		Min	Тур	Max	Units				
TRANSMITTER SUPPLY CURRENT										
			f = 33 MHz							
			f = 40 MHz							
			f = 66 MHz							
		(Figures 1, 2)	f = 85 MHz							
		PWR DWN = Low								
					10					
		under Powerdown N								
RECEIVE	R SUPPLY CURRENT									
			f = 33 MHz							
			f = 40 MHz							
			f = 66 MHz			114				
		(Figures 1, 3)	f = 85 MHz			135				
		PWR DWN = Low								
					140					
		Powerdown Mode								

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

	Parameter	Min	Тур	Max	Units	
				1.5		
					1.5	
	TxCLK IN Transition Time (Figure 4)		1.0			
	Transmitter Output Pulse Position for Bit0 (Figure 14)	f = 85 MHz				
TPPos1			1.48	1.68	1.88	
	TxCLK IN Period (Figure 5)	11.76				
	TxCLK IN High Time (Figure 5)					
	TxCLK IN Low Time (Figure 5)					
	TxIN Setup to TxCLK IN (Figure 5)	f = 85 MHz				
	TxIN Hold to TxCLK IN (Figure 5)					
	TxCLK IN to TxCLK OUT Delay (Figure 7)					
	Transmitter Powerdown Delay (Figure 12)					
	TxCLK IN Cycle-to-Cycle Jitter (Input clock requirement)					

www.national.com 4

Note 2: Typical values are given for $V_{CC} = 3.3V$ and $T_A = +25^{\circ}C$.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Note 4: V_{OS} previously referred as V_{CM}.

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

	Parameter	Min	Тур	Max	Units	
				1.8		
		f = 85 MHz			1.19	
RSPos1	Receiver Input Strobe Position for Bit 1		2.17			
			7.21			
				11.27		
RSKM	RxIN Skew Margin (Note 5) (Figure 16)					
		11.76				
		f = 85 MHz				
	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 3.3V (Note 6)(
				10		
	Receiver Powerdown Delay (Figure 13)			1		

Note 5: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window-RSPOS). This margin allows LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and source clock (less than 150 ps).

Note 6: Total latency for the channel link chipset is a function of clock period and gate delays through the transmitter (TCCD) and receiver (RCCD). The total latency for the 217/287 transmitter and 218/288A receiver is: (T + TCCD) + (2*T + RCCD), where T = Clock period.

AC Timing Diagrams




FIGURE 1. "Worst Case" Test Pattern




FIGURE 2. DS90CR287 (Transmitter) LVDS Output Load and Transition Times




FIGURE 3. DS90CR288A (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 4. DS90CR287 (Transmitter) Input Clock Transition Time




FIGURE 5. DS90CR287 (Transmitter) Setup/Hold and High/Low Times

ww.national.com




FIGURE 6. DS90CR288A (Receiver) Setup/Hold and High/Low Times




FIGURE 7. DS90CR287 (Transmitter) Clock In to Clock Out Delay




FIGURE 8. DS90CR288A (Receiver) Clock In to Clock Out Delay




FIGURE 9. DS90CR287 (Transmitter) Phase Lock Loop Set Time

7 www.national.co




FIGURE 10. DS90CR288A (Receiver) Phase Lock Loop Set Time




FIGURE 11, 28 Parallel TTL Data Inputs Mapped to LVDS Outputs




FIGURE 12. Transmitter Powerdown Delay

www.national.com




FIGURE 13. Receiver Powerdown Delay




FIGURE 14. Transmitter LVDS Output Pulse Position Measurement

www.national.cor





FIGURE 15. Receiver LVDS Input Strobe Position

ww.national.com 1



C - Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max

「ppos — Transmitter output pulse position (min and max)

RSKM ≥ Cable Skew (type, length) + Source Clock Jitter (cycle to cycle)(Note 7) + ISI (Inter-symbol interference)(Note 8

Cable Skew — typically 10 ps-40 ps per foot, media depender

Note 7: Cycle-to-cycle jitter is less than 150ps at 85MHz

Note 8: ISI is dependent on interconnect length; may be zero

FIGURE 16. Receiver LVDS Input Skew Margin

DS90CR287 MTD56 (TSSOP) Package Pin Description — Channel Link Transmitter

Pin Name	No.	Description
TxIN		
		Negative LVDS differential data output.
TxCLK IN	1	TTL level clock input. The rising edge acts as data strobe. Pin name TxCLK IN. See
	1	
	1	Negative LVDS differential clock output.
PWR DOWN	1	
	1	
	1	

DS90CR288A MTD56 (TSSOP) Package Pin Description — Channel Link Receiver

Pin Name	No.	Description
RxIN-		Negative LVDS differential data inputs.
	1	
	1	Negative LVDS differential clock input.
	1	
PWR DOWN	1	

www.national.co

DS90CR288A MTD56 (TSSOP) Package Pin Description — Channel Link Receiver (Continued)

Pin Name	No.	Description
	1	
	1	

www.national.com

Applications Information

The TSSOP version of the DS90CR287 and DS90CR288A are backward compatible with the existing 5V Channel Link transmitter/receiver pair (DS90CR283, DS90CR284). To upgrade from a 5V to a 3.3V system the following must be addressed:

- 1. Change 5V power supply to 3.3V. Provide this supply to the $V_{\rm CC}$, LVDS $V_{\rm CC}$ and PLL $V_{\rm CC}$.
- Transmitter input and control inputs except 3.3V TTL/ CMOS levels. They are not 5V tolerant.
- The receiver powerdown feature when enabled will lock receiver output to a logic low.

The Channel Link devices are intended to be used in a wide variety of data transmission applications. Depending upon the application the interconnecting media may vary. For example, for lower data rate (clock rate) and shorter cable lengths (< 2m), the media electrical performance is less critical. For higher speed/long distance applications the media's performance becomes more critical. Certain cable constructions provide tighter skew (matched electrical length between the conductors and pairs). Additional applications information can be found in the following National Interface Application Notes:

AN = ####	Topic
AN-1041	
AN-1108	

CABLES: A cable interface between the transmitter and receiver needs to support the differential LVDS pairs. The 21-bit CHANNEL LINK chipset (DS90CR217/218A) requires four pairs of signal wires and the 28-bit CHANNEL LINK chipset (DS90CR287/288A) requires five pairs of signal wires. The ideal cable/connector interface would have a constant 100Ω differential impedance throughout the path. It is also recommended that cable skew remain below 140ps (@ 85 MHz clock rate) to maintain a sufficient data sampling window at the receiver.

In addition to the four or five cable pairs that carry data and clock, it is recommended to provide at least one additional conductor (or pair) which connects ground between the transmitter and receiver. This low impedance ground provides a common-mode return path for the two devices. Some of the more commonly used cable types for point-to-point applications include flat ribbon, flex, twisted pair and Twin-Coax. All are available in a variety of configurations and options. Flat ribbon cable, flex and twisted pair generally perform well in short point-to-point applications while Twin-Coax is good for short and long applications. When using ribbon cable, it is recommended to place a ground line between each differential pair to act as a barrier to noise coupling between adjacent pairs. For Twin-Coax cable applications, it is recommended to utilize a shield on each cable pair. All extended point-to-point applications should also employ an overall shield surrounding all cable pairs regardless of the cable type. This overall shield results in improved transmission parameters such as faster attainable speeds, longer distances between transmitter and receiver and reduced problems associated with EMS or EMI.

The high-speed transport of LVDS signals has been demonstrated on several types of cables with excellent results. However, the best overall performance has been seen when using Twin-Coax cable. Twin-Coax has very low cable skew and EMI due to its construction and double shielding. All of the design considerations discussed here and listed in the supplemental application notes provide the subsystem communications designer with many useful guidelines. It is recommended that the designer assess the tradeoffs of each application thoroughly to arrive at a reliable and economical cable solution.

RECEIVER FAILSAFE FEATURE: These receivers have input failsafe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under these conditions receiver inputs will be in a HIGH state. If a clock signal is present, data outputs will all be HIGH; if the clock input is also floating/terminated, data outputs will remain in the last valid state. A floating/terminated clock input will result in a HIGH clock output.

BOARD LAYOUT: To obtain the maximum benefit from the noise and EMI reductions of LVDS, attention should be paid to the layout of differential lines. Lines of a differential pair should always be adjacent to eliminate noise interference from other signals and take full advantage of the noise canceling of the differential signals. The board designer should also try to maintain equal length on signal traces for a given differential pair. As with any high-speed design, the impedance discontinuities should be limited (reduce the numbers of vias and no 90 degree angles on traces). Any discontinuities which do occur on one signal line should be mirrored in the other line of the differential pair. Care should be taken to ensure that the differential trace impedance match the differential impedance of the selected physical media (this impedance should also match the value of the termination resistor that is connected across the differential pair at the receiver's input). Finally, the location of the CHANNEL LINK TxOUT/RxIN pins should be as close as possible to the board edge so as to eliminate excessive pcb runs. All of these considerations will limit reflections and crosstalk which adversely effect high frequency performance and EMI.

INPUTS: The TxIN and control pin inputs are compatible with LVTTL and LVCMOS levels. This pins are not 5V tolerant

the transmitter may be tied to ground or left no connect. All unused outputs at the RxOUT outputs of the receiver must then be left floating.

TERMINATION: Use of current mode drivers requires a terminating resistor across the receiver inputs. The CHANNEL LINK chipset will normally require a single 100Ω resistor between the true and complement lines on each differential pair of the receiver input. The actual value of the termination resistor should be selected to match the differential mode characteristic impedance (90Ω to 120Ω typical) of the cable. *Figure 17* shows an example. No additional pull-up or pull-down resistors are necessary as with some other differential technologies such as PECL. Surface mount resistors are recommended to avoid the additional inductance that accompanies leaded resistors. These resistors should be placed as close as possible to the receiver input pins to reduce stubs and effectively terminate the differential lines.

DECOUPLING CAPACITORS: Bypassing capacitors are needed to reduce the impact of switching noise which could limit performance. For a conservative approach three parallel-connected decoupling capacitors (Multi-Layered Ceparallel-connected decoupling capacitors)

Applications Information (Continued)

ramic type in surface mount form factor) between each $V_{\rm CC}$ and the ground plane(s) are recommended. The three capacitor values are 0.1 μ F, 0.01 μ F and 0.001 μ F. An example is shown in *Figure 18*. The designer should employ wide

traces for power and ground and ensure each capacitor has its own via to the ground plane. If board space is limiting the number of bypass capacitors, the PLL $V_{\rm CC}$ should receive the most filtering/bypassing. Next would be the LVDS $V_{\rm CC}$ pins and finally the logic $V_{\rm CC}$ pins.




FIGURE 17, LVDS Serialized Link Termination




FIGURE 18. CHANNEL LINK Decoupling Configuration

CLOCK JITTER: The CHANNEL LINK devices employ a PLL to generate and recover the clock transmitted across the LVDS interface. The width of each bit in the serialized LVDS data stream is one-seventh the clock period. For example, a 85 MHz clock has a period of 11.76 ns which results in a data bit width of 1.68 ns. Differential skew (Δt within one differential pair), interconnect skew (Δt of one differential pair to another) and clock jitter will all reduce the available window for sampling the LVDS serial data streams. Care must be taken to ensure that the clock input to the transmitter be a clean low noise signal. Individual bypassing of each V_{CC} to ground will minimize the noise passed on to the PLL, thus creating a low jitter LVDS clock. These measures provide more margin for channel-to-channel skew and interconnect skew as a part of the overall jitter/skew budget.

INPUT CLOCK: The input clock should be present at all times when the part in enabled. If the clock is stopped, the PWR DOWN pin should be asserted to disable the PLL. Once the clock is active again, the part can then be enabled. Do not enable the part without a clock present.

COMMON-MODE vs. DIFFERENTIAL MODE NOISE MAR-GIN: The typical signal swing for LVDS is 300 mV centered at +1.2V. The CHANNEL LINK receiver supports a 100 mV threshold therefore providing approximately 200 mV of differential noise margin. Common-mode protection is of more importance to the system's operation due to the differential Ground to +2.4V. This allows for a ±1.0V shifting of the center point due to ground potential differences and common-mode noise.

TRANSMITTER INPUT CLOCK: The transmitter input clock must always be present when the device is enabled (PWR DOWN = HIGH). If the clock is stopped, the PWR DOWN pin must be used to disable the PLL. The PWR DOWN pin must be held low until after the input clock signal has been reapplied. This will ensure a proper device reset and PLL lock to occur.

POWER SEQUENCING AND POWERDOWN MODE: Outputs of the CHANNEL LINK transmitter remain in TRI-STATE until the power supply reaches 2V. Clock and data outputs will begin to toggle 10 ms after $V_{\rm CC}$ has reached 3V and the Powerdown pin is above 1.5V. Either device may be placed into a powerdown mode at any time by asserting the Powerdown pin (active low). Total power dissipation for each device will decrease to 5 μ W (typical).

The transmitter input clock may be applied prior to powering up and enabling the transmitter. The transmitter input clock may also be applied after power up; however, the use of the PWR DOWN pin is required as described in the Transmitte

Applications Information (Continued)

Input Clock section. Do not power up and enable (PWR DOWN = HIGH) the transmitter without a valid clock signal applied to the TxCLK IN pin.

The CHANNEL LINK chipset is designed to protect itself from accidental loss of power to either the transmitter or receiver. If power to the transmit board is lost, the receiver clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped. When the receiver board loses power, the receiver inputs are shorted to $V_{\rm CC}$ through an internal diode. Current is limited (5 mA per input) by the fixed current mode drivers, thus avoiding the potential for latchup when powering the device.





FIGURE 19. Single-Ended and Differential Waveforms

15 www.national.cor

Physical Dimensions inches (millimeter

unless otherwise noted



56-Lead Molded Thin Shrink Small outline Package, JEDEO Order Number DS90CR287MTD or DS90CR288AMTD Dimensions shown in millimeters only NS Package Number MTD56

IFF SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used berein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

upport Center
mail: new.feedback@nsc.com

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.co Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 National Semiconductor Asia Pacific Customer Support Center Email: an support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers **Data Converters** dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical

 Interface
 interface.ti.com
 Security
 www.ti.com/security

 Logic
 logic.ti.com
 Space, Avionics and Defense
 www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page e2e.ti.com