

Single/Dual, $+15 \text{ V} \pm 5 \text{ V}$, 256-Position, I²C-Compatible Digital Potentiometer

AD5280/AD5282

FEATURES

AD5280: 1 channel AD5282: 2 channels 256 positions 5 V to 15 V single supply; ±5.5 V dual-supply operation 20 kΩ, 50 kΩ, 200 kΩ Low temperature coefficient 30 ppm/°C Power-on midscale preset¹ Programmable reset Operating temperature -40°C to +125°C I²C-compatible interface

GENERAL DESCRIPTION


The AD5280/AD5282 are single-channel and dual-channel, 256-position, digitally controlled variable resistors (VRs)². The devices perform the same electronic adjustment function as a potentiometer, trimmer, or variable resistor. Each VR offers a completely programmable value of resistance between the A terminal and the wiper or the B terminal and the wiper. The fixed A-to-B terminal resistance of 20 k Ω , 50 k Ω , or 200 k Ω has a 1% channel-to-channel matching tolerance. Nominal temperature coefficient of both parts is 30 ppm/°C. Another key feature is that the parts can operate up to +15 V or ±5 V.

Wiper position programming defaults to midscale at system power-on. When powered, the VR wiper position is programmed by an I²C-compatible 2-wire serial data interface. The AD5280/ AD5282 feature sleep-mode programmability. This allows any level of preset in power up and is an alternative over a costly EEPROM solution. Both parts have additional programmable logic outputs that enable users to drive digital loads, logic gates, LED drivers, and analog switches in their system.

The AD5280/AD5282 are available in thin, surface-mounted 14-lead and 16-lead TSSOPs. All parts are guaranteed to operate over the extended industrial temperature range of -40°C to +125°C. For 3-wire SPI*-compatible interface applications, see the AD5260/AD5262 product information on www.analog.com.

APPLICATIONS

Multimedia, video, and audio Communications Mechanical potentiometer replacement Instrumentation: gain, offset adjustment Programmable voltage source Programmable current source Line impedance matching






Figure 1.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Rev. A

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 © 2005 Analog Devices, Inc. All rights reserved.

FUNCTIONAL BLOCK DIAGRAMS

¹ Assert shutdown and program the device during power-up, then de-assert the shutdown to achieve the desired preset level.

² The terms digital potentiometer, VR, and RDAC are used interchangeably.

TABLE OF CONTENTS

Specifications	3
Electrical Characteristics	3
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	7
Test Circuits	12
Operation	15
Rheostat Operation	15
Potentiometer Operation	16
Digital Interface	17
2-Wire Serial Bus	17
Readback RDAC Value	18
Additional Programmable Logic Output	18
Self-Contained Shutdown Function and Programmable Preset	18
Multiple Devices on One Bus	18
Level Shift for Bidirectional Interface	19
Level Shift for Negative Voltage Operation	19
ESD Protection	19

Terminal Voltage Operating Range 19 Layout and Power Supply Bypassing 20 Bipolar DC or AC Operation from Dual Supplies......21 Gain Control Compensation 21 Ordering Guide 27

REVISION HISTORY

11/05—Rev. 0 to Rev. A

Updated Format	Universal
Updated Outline Dimensions	26
Changes to Ordering Guide	27

10/02—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 $V_{\text{DD}} = +15 \text{ V}, V_{\text{SS}} = 0 \text{ V or } V_{\text{DD}} = +5 \text{ V}, V_{\text{SS}} = -5 \text{ V}; V_{\text{LOGIC}} = 5 \text{ V}, V_{\text{A}} = +V_{\text{DD}}, V_{\text{B}} = 0 \text{ V}; -40^{\circ}\text{C} < T_{\text{A}} < +125^{\circ}\text{C}, \text{ unless otherwise noted.}$

Table 1.

Parameter	Symbol	Symbol Conditions					
DC CHARACTERISTICS-RHEOSTAT	MODE						
Resistor Differential NL ²	R-DNL	R_{WB} , $V_A = NC$	-1	±1/4	+1	LSB	
Resistor Nonlinearity ²	R-INL	R_{WB} , $V_A = NC$	-1	±1/4	+1	LSB	
Nominal Resistor Tolerance ³	ΔR_{AB}	$T_A = 25^{\circ}C$	-30		+30	%	
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB})/\Delta Tx10^{6}$	$V_{AB} = V_{DD}$, Wiper = No Connect		30		ppm/°C	
Wiper Resistance	Rw	$I_W = V_{DD}/R$, $V_{DD} = 3 V \text{ or } 5 V$		60	150	Ω	
DC CHARACTERISTICS-POTENTION	METER DIVIDER MODE	(specifications apply to all VRs)					
Resolution	Ν		8			Bits	
Integral Nonlinearity ⁴	INL		-1	±1/4	+1	LSB	
Differential Nonlinearity ^₄	DNL		-1	±1/4	+1	LSB	
Voltage Divider Temperature	$(\Delta V_W/V_W)/\Delta Tx 10^6$	Code = 0x80		5		ppm/°C	
Coefficient							
Full-Scale Error	Vwfse	Code = 0xFF	-2	-1	0	LSB	
Zero-Scale Error	V _{WZSE}	Code = 0x00	0	+1	+2	LSB	
RESISTOR TERMINALS							
Voltage Range⁵	V _{A,B,W}		Vss		V _{DD}	v	
Capacitance ⁶ A, B	C _{A,B}	f = 5 MHz, measured to GND, Code = 0x80		25		рF	
Capacitance ⁶ W	Cw	f = 1 MHz, measured to GND, Code = 0x80		55		рF	
Common-Mode Leakage	Ісм	$V_A = V_B = V_W$		1		nA	
Shutdown Current	I _{SHDN}				5	μA	
DIGITAL INPUTS AND OUTPUTS							
Input Logic High	V _{IH}		$0.7 \times V_L$		V∟+ 0.5	V	
Input Logic Low	VIL		0		$0.3 imes V_L$	V	
Output Logic High (O1, O2)	VIH		4.9			v	
Output Logic Low (O1, O2)	VIL				0.4	v	
Input Current	II.	$V_{IN} = 0 V \text{ or } 5 V$			±1	μA	
Input Capacitance ⁶	CIL			5		рF	
POWER SUPPLIES							
Logic Supply	VLOGIC		2.7		V _{DD}	v	
Power Single-Supply Range	V _{DD RANGE}	$V_{ss} = 0 V$	4.5		16.5	v	
Power Dual-Supply Range	VDD/SS RANGE		±4.5		±5.5	v	
Logic Supply Current	ILOGIC	$V_{LOGIC} = 5 V$			60	μA	
Positive Supply Current	IDD	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$		0.1	1	μA	
Negative Supply Current	lss			0.1	1	μA	
Power Dissipation ⁷	P _{DISS}	$V_{IH} = 5 V \text{ or } V_{IL} = 0 V, V_{DD} = +5 V, V_{SS} = -5 V$		0.2	0.3	mW	
Power Supply Sensitivity	PSS			0.002	0.01	%/%	

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DYNAMIC CHARACTERISTICS ^{6, 8, 9}				.,,		••
Bandwidth –3 dB	BW_20K	$R_{AB} = 20 k\Omega$, Code = 80_H		310		kHz
	BW_50 K	$R_{AB} = 50 \text{ k}\Omega$, Code = 80_H		150		kHz
	BW_200K	$R_{AB} = 200 \text{ k}\Omega$, Code = 80_H		35		kHz
Total Harmonic Distortion	THDw	$V_A = 1 V \text{ rms}, R_{AB} = 20 \text{ k}\Omega$		0.014		%
		$V_B = 0 V DC$, f = 1 kHz				
V _w Settling Time	ts	$V_A = 5 V$, $V_B = 5 V$, $\pm 1 LSB$ error band		5		μs
Crosstalk	СТ	$V_A = V_{DD}$, $V_B = 0$ V, measure V_{W1} with adjacent RDAC making full-scale code change		15		nV-s
Analog Crosstalk	СТА	Measure V_{w_1} with $V_{w_2} = 5 V p - p @ f = 10 kHz$		-62		dB
Resistor Noise Voltage	e _{N_WB}	$R_{WB} = 20 \ k\Omega, f = 1 \ kHz$		18		nV/√Hz
INTERFACE TIMING CHARACTERIST	ICS (applies to all p	arts) ^{6, 10, 11}				
SCL Clock Frequency	f _{SCL}		0		400	kHz
t _{BUF} Bus Free Time Between STOP and START	t1		1.3			μs
t _{HD:STA} Hold Time (Repeated START)	t ₂	After this period, the first clock pulse is generated	0.6			μs
t _{LOW} Low Period of SCL Clock	t ₃		1.3			μs
t _{HIGH} High Period of SCL Clock	t4		0.6			μs
tsu:sta Setup Time for START Condition	t5		0.6			μs
t _{HD:DAT} Data Hold Time	t ₆		0		0.9	μs
tsu:DAT Data Setup Time	t7		100			ns
t _F Fall Time of Both SDA and SCL Signals	t ₈				300	ns
t _R Rise Time of Both SDA and SCL Signals	t9				300	ns
tsuisto Setup Time for STOP Condition	t ₁₀		0.6			μs

¹ Typicals represent average readings at 25°C, $V_{DD} = +5 V$, $V_{SS} = -5 V$.

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 ${}^{3}V_{AB} = V_{DD}$, Wiper (V_W) = No connect.

⁴ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminals A, B, W have no limitations on polarity with respect to each other.

⁶ Guaranteed by design and not subject to production test.

² Poiss is calculated from (l_{iop} × V_{op}). CMOS logic level inputs result in minimum power dissipation.
 ⁸ Bandwidth, noise, and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption.

⁹ All dynamic characteristics use $V_{DD} = 5$ V.

¹⁰ See timing diagram for location of measured values.

¹¹ Standard I²C mode operation is guaranteed by design.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 2

1 4010 2	
Parameter	Rating
V _{DD} to GND	–0.3 V, +16.5 V
Vss to GND	0 V, –7 V
V _{DD} to V _{SS}	16.5 V
V _A , V _B , V _W to GND	Vss, Vdd
A_x to B_x , A_x to W_x , B_x to W_x	
Intermittent ¹	±20 mA
Continuous	±5 mA
V _{LOGIC} to GND	0 V, 7 V
Output Voltage to GND	0 V, 7 V
Operating Temperature Range	-40°C to +125°C
Thermal Resistance ² θ _{JA}	
TSSOP-14	206°C/W
TSSOP-16	150°C/W
Maximum Junction Temperature (TJ MAX)	150°C
Storage Temperature	-65°C to +150°C
Lead Temperature	
RU-14, RU-16 (Vapor Phase, 60 sec)	215°C
RU-14, RU-16 (Infrared, 15 sec)	220°C

¹ Maximum terminal current is bound by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

² Package power dissipation (T_J MAX – T_A)/ θ _{JA}.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Stresses above those listed under Absolute Maximum Ratings



PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. AD5280 Pin Configuration

Pin	Mnemonic	Description	Pin
1	А	Resistor Terminal A.	1
2	W	Wiper Terminal W.	2
3	В	Resistor Terminal B.	3
4	V _{DD}	Positive Power Supply. Specified for	4
		operation from 5 V to 15 V (Sum of $ V_{DD} $ + $ V_{SS} \le 15$ V).	5
5	SHDN	Active Low, Asynchronous Connection of	
		the Wiper W to Terminal B and Open Circuit of Terminal A. RDAC Register	6
		contents unchanged. SHDN should tie to	
		V_{L} if not used. Can be also used as	
		programmable preset in power up.	
6	SCL	Serial Clock Input.	
7	SDA	Serial Data Input/Output.	7
8	AD0	Programmable Address Bit 0 for Multiple	8
		Package Decoding. Bits AD0 and AD1 provide four possible addresses.	9
9	AD1	Programmable Address Bit 1 for Multiple	
		Package Decoding. Bits AD0 and AD1 provide four possible addresses.	10
10	GND	Common Ground.	
11	V _{ss}	Negative Power Supply. Specified for	11
		operation from 0 V to -5 V (sum of $ V_{DD} $ + $ V_{SS} \le 15$ V).	12
12	O ₂	Logic Output Terminal O ₂	
13	VL	Logic Supply Voltage. Needs to be less	13
		than or equal to V_{DD} and at the same	
		voltage as the digital logic controlling the AD5280.	
14	O1	Logic Output Terminal O ₁ .	14
			15





Figure 3. AD5282 Pin Configuration

Pin	Mnemonic	Description
1	O1	Logic Output Terminal O ₁ .
2	A1	Resistor Terminal A ₁ .
3	W1	Wiper Terminal W1.
4	B1	Resistor Terminal B ₁ .
5	V _{DD}	Positive Power Supply. Specified for operation from 5 V to 15 V (sum of $ V_{DD} + V_{SS} \le 15$ V).
6	SHDN	Active Low, Asynchronous Connection of the Wiper W to Terminal B and open circuit of Terminal A. <u>RDAC</u> Register contents unchanged. SHDN should tie to V _L if not used. Can be also used as programmable preset in power up.
7	SCL	Serial Clock Input.
8	SDA	Serial Data Input/Output.
9	AD0	Programmable Address Bit 0 for Multiple Package Decoding. Bits AD0 and AD1 provide four possible addresses.
10	AD1	Programmable Address Bit 1 for Multiple Package Decoding. Bits AD0 and AD1 provide four possible addresses.
11	GND	Common Ground.
12	Vss	Negative Power Supply. Specified for operation from 0 V to -5 V (Sum of $ V_{DD} + V_{SS} \le 15$ V).
13	VL	Logic Supply Voltage. Needs to be less than or equal to V_{DD} and at the same voltage as the digital logic controlling the AD5282.
14	B ₂	Resistor Terminal B ₂ .
15	W ₂	Wiper Terminal W ₂ .
16	A ₂	Resistor Terminal A ₂ .

1.0 $R_{AB} = 20k\Omega$ $T_A = 25^{\circ}C$ 0.8 0.4 POTENTIOMETER MODE DNL (LSB) 0.6 0.3 RHEOSTAT MODE INL (LSB) +5V 0.4 0.2 0.2 0.1 0 0 -0.2 -0.1 ±5ν -0.4 -0.2 +15V -0.6 -0.3 -0.8 -0.4 _1.0 ∟ 0 -0.5 0 32 64 96 128 160 192 224 256 CODE (Decimal) Figure 4. R-INL vs. Code vs. Supply Voltages 0.5 1.0 R_{AB} = 20kΩ T_A = 25°C 0.4 0.8 POTENTIOMETER MODE INL (LSB) 0.3 0.6 RHEOSTAT MODE DNL (LSB) +5V +15V 0.2 0.4 0.1 0.2 0 0 -0.1 -0.2 -0.2 -0.4 . +5V -0.3 -0.6 -0.8 -0.8 –1.0 L 0 -0.5 L 0 32 64 128 160 192 224 256 96 CODE (Decimal) Figure 5. R-DNL vs. Code vs. Supply Voltages 1.0 0.5 $R_{AB} = 20 k\Omega$ 0.8 0.4 POTENTIOMETER MODE INL (LSB) POTENTIOMETER MODE INL (LSB) 0.6 0.3 T_A = +85°C 0.4 0.2 = +125°C TĄ 0.2 0.1 0 0 -0.2 -0.1 $T_A = -40^{\circ}C$ -0.4 -0.2 T_A = +25°C -0.6 -0.3 -0.8 -0.4 _0.5 ∟ 0 -1.0 128 160 192 224 0 32 64 256 96 CODE (Decimal)











Figure 9. DNL vs. Code vs. Supply Voltages










Figure 17. Rheostat Mode Tempco $\Delta R_{WB}/\Delta T$ vs. Code, $V_{DD}/V_{SS} = \pm 5 V$




Figure 18. Potentiometer Mode Tempco $\Delta V_{WB}/\Delta T$ vs. Code, $V_{DD}/V_{SS} = \pm 5$ V




Figure 19. Gain vs. Frequency vs. Code, $R_{AB} = 20 \, k\Omega$




Figure 20. Gain vs. Frequency vs. Code, $R_{AB} = 50 k\Omega$





Figure 21. Gain vs. Frequency vs. Code, $R_{AB} = 200 \ k\Omega$






Figure 23. Normalized Gain Flatness vs. Frequency




Figure 24. VLOGIC Supply Current vs. Frequency




Figure 25. PSRR vs. Frequency




Figure 26. Midscale Glitch Energy Code 0x80 to 0x7F





Figure 27. Large Signal Settling Time






Figure 30. Channel-to-Channel Resistance Matching (AD5282)




Figure 28. Digital Feedthrough vs. Time

Figure 29. I_{MAX} vs. Code

TEST CIRCUITS

Figure 31 to Figure 41 define the test conditions used in the product specification table.




Figure 31. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 32. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 33. Wiper Resistance




Figure 34. Power Supply Sensitivity (PSS, PSSR)




Figure 35. Inverting Gain




Figure 36. Noninverting Gain




Figure 37. Gain vs. Frequency




Figure 38. Incremental On Resistance




Figure 39. Common-Mode Leakage Current




Figure 40. VLOGIC Current vs. Digital Input Voltage




Figure 41. Analog Crosstalk (AD5282 Only)




Figure 44. Reading Data from a Previously Selected RDAC Register in Write Mode

Serial Format

Data for the AD5280/AD5282 is accepted from the I^2C bus in the serial format shown in Table 5.

Table 5.

S	0	1	0	1	1	AD1	AD0	R/W	Α	Ā∕B	RS	SD	01	02	Х	Х	Х	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	Ρ
	Slave Address Byte					Instruction Byte						Data Byte																

where:

Abbreviation	Equals
S	Start condition
Р	Stop condition
A	Acknowledge
Ā	No acknowledge
х	Don't care
AD1, AD0	Package pin programmable address bits
R/W	Read enable at high and write enable at low
Ā/B	RDAC subaddress select; 0 = RDAC1 and 1 = RDAC2
RS	Midscale reset, active high (only affects selected channel)
SD	Shutdown; same as SHDN pin operation except inverse logic (only affects selected channel)
O2, O1	Output logic pin latched values; default Logic 0
D7, D6, D5, D4, D3, D2, D1, D0	Data bits

OPERATION

The AD5280/AD5282 are single-channel and dual-channel, 256-position, digitally controlled VRs.

To program the VR settings, refer to the Digital Interface section. Both parts have an internal power-on preset that places the wiper at midscale during power-on, which simplifies the fault condition recovery at power-up. Operation of the power-on preset function also depends on the state of the V_L pin.




Figure 45. AD5280/AD5282 Equivalent RDAC Circuit

RHEOSTAT OPERATION

The nominal resistance of the RDAC between Terminal A and Terminal B is available in 20 k Ω , 50 k Ω , and 200 k Ω . The final two or three digits of the part number determine the nominal resistance value, for example, 20 k Ω = 20; 50 k Ω = 50; and 200 k Ω = 200. The nominal resistance (RAB) of the VR has 256 contact points accessed by the wiper terminal, plus the B terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assuming a 20 k Ω part is used, the wiper's first connection starts at the B terminal for data $00_{\rm H}$. Because there is a 60 Ω wiper contact resistance, such a connection yields a minimum of 60 Ω resistance between terminals W and B. The second connection is the first tap point that corresponds to 138 Ω (R_{WB} = R_{AB}/256 + R_W = 78 Ω + 60 Ω) for data 01_H. The third connection is the next tap point representing 216 Ω (78 × 2 + 60) for data 02_H, and so on. Each LSB data value increase moves the wiper up the resistor ladder until

the last tap point is reached at 19982 Ω (R_{AB} – 1 LSB + R_W). Figure 44 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string is not accessed; therefore, there is 1 LSB less of the nominal resistance at full scale in addition to the wiper resistance.

The general equation determining the digitally programmed output resistance between W and B is:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \tag{1}$$

where:

D is the decimal equivalent of the binary code loaded in the 8-bit RDAC register.

 R_{AB} is the nominal end-to-end resistance.

*R*_W is the wiper resistance contributed by the on resistance of the internal switch.

Note that in the zero-scale condition, a finite wiper resistance of 60 Ω is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

As in the mechanical potentiometer, the resistance of the RDAC between the Wiper W and Terminal A also produces a digitally controlled complementary resistance, R_{WA} . When these terminals are used, the B terminal can be opened. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + R_{W}$$
(2)

The typical distribution of the nominal resistance, R_{AB} , from channel-to-channel matches within ±1%. Device-to-device matching is process-lot dependent, and it is possible to have a ±30% variation. Because the resistance element is processed in thin film technology, the change in R_{AB} with temperature has a very low 30 ppm/°C temperature coefficient.

POTENTIOMETER OPERATION

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A to be proportional to the input voltage at A-to-B. Unlike the polarity of $V_{DD} - V_{SS}$, which must be positive, voltage across A to B, W to A, and W to B can be at either polarity, provided that V_{SS} is powered by a negative supply.

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper to B starting at 0 V up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across A to B divided by the 256 positions of the potentiometer divider. Because the AD5280/AD5282 can be supplied by dual supplies, the general equation defining the

output voltage at $V_{\rm W}$ with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$V_W(D) = \frac{D}{256} V_A + \frac{256 - D}{256} V_B \tag{3}$$

For a more accurate calculation, which includes the effect of wiper resistance, $V_{\rm W}$ can be found as

$$V_{W}(D) = \frac{R_{WB}(D)}{R_{AB}} V_{A} + \frac{R_{WA}(D)}{R_{AB}} V_{B}$$
(4)

Operation of the digital potentiometer in divider mode results in a more accurate operation over temperature. Unlike rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors R_{WA} and R_{WB} and not on the absolute values; therefore, the temperature drift reduces to 5 ppm/°C.

DIGITAL INTERFACE

2-WIRE SERIAL BUS

The AD5280/AD5282 are controlled via an I²C-compatible serial bus. The RDACs are connected to this bus as slave devices.

Referring to Figure 43 and Figure 44, the first byte of the AD5280/AD5282 is a slave address byte. It has a 7-bit slave address and an R/\overline{W} bit.

The 5 MSBs are 01011 and the following two bits are determined by the state of the AD0 and AD1 pins of the device. AD0 and AD1 allow the user to place up to four of the I²Ccompatible devices on one bus.

The 2-wire I²C serial bus protocol operates as follows.

The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 43). The following byte is the slave address byte which consists of the 7-bit slave address followed by an R/W bit (this bit determines whether data is read from or written to the slave device).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/\overline{W} bit is high, the master reads from the slave device. On the other hand, if the R/\overline{W} bit is low, the master writes to the slave device.

A write operation contains an extra instruction byte more than a read operation. Such an instruction byte in write mode follows the slave address byte. The most significant bit (MSB) of the instruction byte labeled \overline{A}/B is the RDAC subaddress select. A low selects RDAC1 and a high selects RDAC2 for the dual channel AD5282. Set \overline{A}/B to low for the AD5280.

RS, the second MSB, is the midscale reset. A logic high on this bit moves the wiper of a selected channel to the center tap where RWA = RWB. This feature effectively writes over the contents of the register, and thus when taken out of reset mode, the RDAC remains at midscale.

SD, the third MSB, is a shutdown bit. A logic high causes the selected channel to open circuit at Terminal A while shorting the wiper to Terminal B. This operation yields almost 0 Ω in rheostat mode or 0 V in potentiometer mode. This SD bit serves the same function as the SHDN pin except that the SHDN pin reacts to active low. Also, the SHDN pin affects

both channels (AD5282) as opposed to the SD bit, which only affects the channel that is being written to. Note that the shutdown operation does not disturb the contents of the register. When brought out of shutdown, the previous setting is applied to the RDAC.

The following two bits are O1 and O2. They are extra programmable logic outputs that can be used to drive other digital loads, logic gates, LED drivers, analog switches, and so on. The three LSBs are don't care bits (see Figure 43).

After acknowledging the instruction byte, the last byte in write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 43).

In read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (a slight difference with write mode, where there are eight data bits followed by an Acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 44).

When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a lowto-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition, (see Figure 43). In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the 10th clock pulse, which goes high to establish a stop condition (see Figure 44).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. During the write cycle, each data byte updates the RDAC output. For example, after the RDAC has acknowl-edged its slave address and instruction bytes, the RDAC output updates after these two bytes. If another byte is written to the RDAC while it is still addressed to a specific slave device with the same instruction, this byte updates the output of the selected slave device. If different instructions are needed, the write mode has to start with a new slave address, instruction, and data byte again. Similarly, a repeated read function of RDAC is also allowed.

READBACK RDAC VALUE

The AD5280/AD5282 allow the user to read back the RDAC values in read mode. However, for the AD5282 dual-channel device, the channel of interest is the one that is previously selected in the write mode. When users need to read the RDAC values of both channels in the AD5282, they can program the first subaddress in write mode and then change to read mode to read the first channel value. After that, they can change back to write mode with the second subaddress and read the second channel value in read mode again. It is not necessary for users to issue the Frame 3 data byte in write mode for subsequent readback operation. Users should refer to Figure 43 and Figure 44 for the programming format.

ADDITIONAL PROGRAMMABLE LOGIC OUTPUT

The AD5280/AD5282 feature additional programmable logic outputs, O_1 and O_2 , which can be used to drive a digital load, analog switches, and logic gates. O_1 and O_2 default to Logic 0. The logic states of O_1 and O_2 can be programmed in Frame 2 under write mode (see Figure 43). These logic outputs have adequate current driving capability to sink/source milliamperes of load.

Users can also activate O_1 and O_2 in three ways without affecting the wiper settings by programming as follows:

- Start, slave address, acknowledge, and instruction bytes with O1 and O2 specified, acknowledge, stop.
- Completing the write cycle with stop, then start, slave address byte, acknowledge, instruction byte with O1 and O2 specified, acknowledge, stop.
- Not completing the write cycle by not issuing the stop, then start, slave address byte, acknowledge, instruction byte with O₁ and O₂ specified, acknowledge, stop.

SELF-CONTAINED SHUTDOWN FUNCTION AND PROGRAMMABLE PRESET

Shutdown can be activated by strobing the SHDN pin or programming the SD bit in the write mode instruction byte.

As shown in Figure 44, when shutdown is asserted, the AD5280/AD5282 opens SW_A to let the A terminal float and short the W terminal to the B terminal. The AD5280/AD5282 consumes negligible power during shutdown mode, resuming the previous setting once the SHDN pin is released.

In addition, shutdown can be implemented with the device digital output as shown in Figure 46. In this configuration, the device will be shut down during power-up, but the user is allowed to program the device at any preset levels. When it is done, the user programs O_1 high with the valid coding and the device exits from shutdown and responds to the new setting. This self-contained shutdown function allows absolute shutdown during power-up, which is crucial in hazardous environments, without adding extra components. In addition, the sleep mode programming feature during shutdown allows the AD5280/AD5282 to have a programmable preset at any level—a solution that can be as effective as using other high cost EEPROM devices. Because of the extra power drawn on R_{PD} , note that a high value should be chosen for the R_{PD} .




Figure 46. Shutdown by Internal Logic Output

MULTIPLE DEVICES ON ONE BUS

Figure 47 shows four AD5282 devices on the same serial bus. Each has a different slave address because the state of their AD0 and AD1 pins are different. This allows each RDAC within each device to be written to or read from independently. The master device output bus line drivers are open-drain pull-downs in a fully I²C-compatible interface.




Figure 47. Multiple AD5282 Devices on One Bus

LEVEL SHIFT FOR BIDIRECTIONAL INTERFACE

While most old systems may be operated at one voltage, a new component may be optimized at another. When two systems operate the same signal at two different voltages, proper level shifting is needed. For instance, a $3.3 \text{ V} \text{ E}^2\text{PROM}$ can interface with a 5 V digital potentiometer. A level-shift scheme is needed to enable a bidirectional communication so that the setting of the digital potentiometer can be stored to and retrieved from the E²PROM. Figure 48 shows one of the implementations. M1 and M2 can be any N-channel signal FETs or low threshold FDV301N if V_{DD} falls below 2.5 V.




Figure 48. Level Shift for Different Potential Operation

LEVEL SHIFT FOR NEGATIVE VOLTAGE OPERATION

The digital potentiometer is popular in laser diode driver and certain telecommunications equipment level-setting applications. These applications are sometimes operated between ground and a negative supply voltage such that the systems can be biased at ground to avoid large bypass capacitors that may significantly impede the ac performance. Like most digital potentiometers, the AD5280/AD5282 can be configured with a negative supply (see Figure 49).




Figure 49. Biased at Negative Voltage

However, the digital inputs must also be level shifted to allow proper operation because the ground is referenced to the negative potential. As a result, Figure 50 shows one implementation with a few transistors and a few resistors. When V_{IN} is below the Q3 threshold value, Q3 is off, Q1 is off, and Q2 is on. In this state, V_{OUT} approaches 0 V. When V_{IN} is above 2 V, Q3 is on, Q1 is on, and Q2 is turned off. In this state, V_{OUT} is pulled down to V_{SS} . Be aware that proper time shifting is also needed for successful communication with the device.




Figure 50. Level Shift for Bipolar Potential Operation

ESD PROTECTION

All digital inputs are protected with a series input resistor and parallel Zener ESD structures, as shown in Figure 51. The protection applies to digital inputs SDA, SCL, and SHDN.




Figure 51. ESD Protection of Digital Pins

TERMINAL VOLTAGE OPERATING RANGE

The AD5280/AD5282 positive V_{DD} and negative V_{SS} power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminals A, B, and W that exceed V_{DD} or V_{SS} are clamped by the internal forward-biased diodes (see Figure 52).




Figure 52. Maximum Terminal Voltages Set by VDD and Vss

POWER-UP SEQUENCE

Because there are ESD protection diodes that limit the voltage compliance at Terminals A, B, and W (see Figure 52), it is important to power V_{DD}/V_{SS} before applying any voltage to Terminals A, B, and W. Otherwise, the diode is forward biased such that V_{DD}/V_{SS} is unintentionally powered , which may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND, V_{DD} , V_{SS} , digital inputs, and $V_{A/B/W}$. The order of powering V_A , V_B , V_W , and digital inputs is not important as long as they are powered after V_{DD}/V_{SS} .

LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to design a layout with compact, minimum lead lengths. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. Similarly, it is also a good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with 0.01 μ F to 0.1 μ F disc or chip ceramics capacitors. Low ESR 1 μ F to 10 μ F tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and filter low frequency ripple (see Figure 53). Notice the digital ground should also be joined remotely to the analog ground at one point to minimize the digital ground bounce.




Figure 53. Power Supply Bypassing

APPLICATIONS BIPOLAR DC OR AC OPERATION FROM DUAL SUPPLIES

The AD5280/AD5282 can be operated from dual supplies enabling control of ground-referenced ac signals or bipolar operation. The ac signal, as high as $V_{\rm DD}/V_{\rm SS}$, can be applied directly across Terminal A to Terminal B with the output taken from Terminal W. See Figure 54 for a typical circuit connection.




Figure 54. Bipolar Operation from Dual Supplies

GAIN CONTROL COMPENSATION

The digital potentiometer is commonly used in gain control applications such as the noninverting gain amplifier shown in Figure 55.




Figure 55. Typical Noninverting Gain Amplifier

Notice the RDAC B terminal parasitic capacitance is connected to the op amp noninverting node. It introduces a 0 for the $1/\beta_0$ term with 20 dB/dec, whereas a typical op amp GBP has -20 dB/dec characteristics. A large R2 and finite C1 can cause the 0 frequency to fall well below the crossover frequency. Thus the rate of closure becomes 40 dB/dec, and the system has a 0° phase margin at the crossover frequency. The output may

ring or oscillate if the input is a rectangular pulse or step function. Similarly, it is also likely to ring when switching between two gain values because this is equivalent to a step change at the input.

Depending on the op amp GBP, reducing the feedback resistor may extend the zero's frequency far enough to overcome the problem. A better approach is to include a compensation capacitor C2 to cancel the effect caused by C1. Optimum compensation occurs when $R1 \times C1 = R2 \times C2$. This is not an option unless C2 is scaled as if R2 is at its maximum value. Doing so may overcompensate and compromise the performance slightly when R2 is set at low values. However, it avoids the gain peaking, ringing, or oscillation at the worst case. For critical applications, C2 should be found empirically to suit the need. In general, C2 in the range of a few pF to no more than a few tenths of pF is usually adequate for the compensation.

Similarly, there are W and A terminal capacitances connected to the output (not shown); fortunately their effect at this node is less significant and the compensation can be avoided in most cases.

15 V, 8-BIT I²C DAC




Figure 56. 8-BIT I²C DAC

AD5280/AD5282 can be configured as a high voltage DAC, as high as 15 V. The output is

$$V_{O}(D) = \frac{D}{256} \left[1.2V \times (1 + \frac{R_2}{R_1}) \right]$$
(5)

8-BIT BIPOLAR DAC




Figure 57. 8-Bit Bipolar DAC

Figure 57 shows a low cost, 8-bit, bipolar DAC. It offers the same number of adjustable steps, but not the precision of conventional DACs. The linearity and temperature coefficients, especially at low value codes, are skewed by the effects of the digital potentiometer wiper resistance. The output of this circuit is

$$V_{O} = \left(\frac{2D}{256} - 1\right) \times V_{REF} \tag{6}$$

BIPOLAR PROGRAMMABLE GAIN AMPLIFIER




Figure 58. Bipolar Programmable Gain Amplifier

For applications that require bipolar gain, Figure 58 shows one implementation similar to the previous circuit. The digital potentiometer, U_1 , sets the adjustment range. The wiper voltage at W_2 can therefore be programmed between V_i and $-KV_i$ at a given U_2 setting. Configuring A_2 in noninverting mode allows linear gain and attenuation. The transfer function is

$$\frac{V_o}{V_i} = \left(1 + \frac{R2}{RI}\right) \times \left(\frac{D2}{256} \times (1 + K) - K\right)$$
(7)

where *K* is the ratio of R_{WB1}/R_{WA1} set by U_1 .

As in the previous example, in the simpler and more common case where K = 1, a single digital AD5280 potentiometer is used. U₁ is replaced by a matched pair of resistors to apply V_i and $-V_i$ at the ends of the digital potentiometer. The relationship becomes

$$V_{O} = \left(1 + \frac{R2}{R1}\right) \left(\frac{2D2}{256} - 1\right) \times V_{i}$$
(7)

If R2 is large, a compensation capacitor having a few pF may be needed to avoid any gain peaking.

Table 6 shows the result of adjusting D, with A2 configured as a unity gain, a gain of 2, and a gain of 10. The result is a bipolar amplifier with linearly programmable gain and a 256-step resolution.

Table 6. Result	t of Bipolar	Gain Am	plifier
-----------------	--------------	---------	---------

1 1							
D	R1 = ∞, R2 = 0	R1 = R2	R2 = 9R1				
0	-1	-2	-10				
64	-0.5	-1	-5				
128	0	0	0				
192	0.5	1	5				
255	0.968	1.937	9.680				

PROGRAMMABLE VOLTAGE SOURCE WITH BOOSTED OUTPUT

For applications that require high current adjustments such as a laser diode driver or tunable laser, a boosted voltage source can be considered (see Figure 59).




Figure 59. Programmable Booster Voltage Source

In this circuit, the inverting input of the op amp forces the V_{BIAS} to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the N-channel FET N1. The N1 power handling must be adequate to dissipate $(V_i-V_0) \times I_L$ power. This circuit can source a maximum of 100 mA with a 5 V supply. A1 needs to be a rail-to-rail input type. For precision applications, a voltage reference such as ADR423, ADR292, or AD1584 can be applied at the input of the digital potentiometer.

PROGRAMMABLE CURRENT SOURCE




Figure 60. Programmable Current Source

A programmable current source can be implemented with the circuit shown in Figure 60. REF191 is a unique, low supply headroom and high current handling precision reference that can deliver 20 mA at 2.048 V. The load current is simply the voltage across Terminals B to W of the digital potentiometer divided by R_s:

$$I_L = \frac{V_{REF} \times D}{R_S \times 2^N} \tag{8}$$

The circuit is simple, but be aware of two things. First, dualsupply op amps are ideal because the ground potential of REF191 can swing from -2.048 V at zero scale to V_L at full scale of the potentiometer setting. Although the circuit works under single supply, the programmable resolution of the system is reduced.

For applications that demand higher current capabilities, a few changes to the circuit in Figure 60 produce an adjustable current in the range of hundreds of mA. First, the voltage reference needs to be replaced with a high current, low dropout regulator, such as the ADP3333, and the op amp needs to be swapped with a high current dual-supply model, such as the AD8532. Depending on the desired range of current, an appropriate value for R_s must be calculated. Because of the high current flowing to the load, the user must pay attention to the load impedance so as not to drive the op amp beyond the positive rail.

PROGRAMMABLE BIDIRECTIONAL CURRENT SOURCE




Figure 61. Programmable Bidirectional Current Source

For applications that require bidirectional current control or higher voltage compliance, a Howland current pump can be a solution (see Figure 61). If the resistors are matched, the load current is:

$$I_L = \frac{\frac{\left(R2_A + R2_B\right)}{R1}}{R2_B} \times V_W \tag{9}$$

In theory, $R2_B$ can be made as small as needed to achieve the current needed within the A_2 output current driving capability. In this circuit, OP2177 can deliver ± 5 mA in either direction, and the voltage compliance approaches 15 V. It can be shown that the output impedance is

$$Z_{O} = \frac{RI' \times R2_{B} (RI + R2_{A})}{RI \times R2' - RI' (R2_{A} + R2_{B})}$$
(10)

This output impedance can be infinite if resistors R1' and R2' match precisely with R1 and R2_A + R2_B, respectively. On the other hand, it can be negative if the resistors are not matched. As a result, C1 must be in the range of 1 pF to 10 pF to prevent the oscillation.

PROGRAMMABLE LOW-PASS FILTER

In analog-to-digital conversion applications, it is common to include an antialiasing filter to band-limit the sampling signal. Dual-channel digital potentiometers can be used to construct a second-order Sallen key low-pass filter (see Figure 62). The design equations are:

$$\frac{V_O}{V_i} = \frac{\omega_O^2}{S^2 + \frac{\omega_O}{O}S + \omega_O^2}$$
(11)

$$\omega_o = \sqrt{\frac{1}{R1R2C1C2}} \tag{12}$$

$$Q = \frac{1}{R1C1} + \frac{1}{R2C2}$$
(13)

Users can first select some convenient values for the capacitors. To achieve maximally flat bandwidth where Q = 0.707, let C1 be twice the size of C2 and let R1 = R2. As a result, R1 and R2 can be adjusted to the same settings to achieve the desirable bandwidth.




Figure 62. Sallen Key Low-Pass Filter

PROGRAMMABLE OSCILLATOR

In a classic Wien-bridge oscillator (Figure 63), the Wien network (R, R', C, C') provides positive feedback, while R1 and R2 provide negative feedback. At the resonant frequency, fo, the overall phase shift is 0, and the positive feedback causes the circuit to oscillate. With R = R', C = C', and R2 = $R2_A//(R2_B + R_{diode})$, the oscillation frequency is

$$\omega_{O} = \frac{1}{RC} or f_{o} = \frac{1}{2\pi RC}$$
(14)

where R is equal to R_{WA} such that:

$$R = \frac{256 - D}{256} R_{AB}$$
(15)

At resonance, setting the following balances the bridge:

$$\frac{R2}{R1} = 2 \tag{16}$$

In practice, R2/R1 should be set slightly larger than 2 to ensure the oscillation can start. On the other hand, the alternate turnon of the diodes D1 and D2 ensures that R2/R1 are smaller than 2 momentarily, and therefore stabilizes the oscillation.

Once the frequency is set, the oscillation amplitude can be tuned by $R2_B$ because

$$\frac{2}{3}V_{O} = I_{D}R2_{B} + V_{D}$$
(17)

 V_0 , I_D , and V_D are interdependent variables. With proper selection of $R2_B$, an equilibrium is reached such that V_O converges. $R2_B$ can be in series with a discrete resistor to increase the amplitude, but the total resistance cannot be too large to prevent saturation of the output.




Figure 63. Programmable Oscillator with Amplitude Control

RDAC CIRCUIT SIMULATION MODEL

The internal parasitic capacitances and the external capacitive loads dominate the ac characteristics of the RDACs. Configured as a potentiometer divider, the -3 dB bandwidth of the AD5280 (20 k Ω resistor) measures 310 kHz at half scale. Figure 22 provides the BODE plot characteristics of the three available resistor versions—20 k Ω , 50 k Ω , and 200 k Ω . A parasitic simulation model is shown in Figure 64. A macro model net list for the 20 k Ω RDAC is provided.





Figure 64. RDAC Circuit Simulation Model for RDAC = 20 $k\Omega$

MACRO MODEL NET LIST FOR RDAC

.PARAM D=256, RDAC=2 *	0E3		
.SUBCKT DPOT (A,W,B)			
*			
CA	A	0	25E-12
RWA	А	W	{(1-
			D/256) *RDAC+60}
CW	W	0	55E-12
RWB	W	в	{D/256*RDAC+60}
			. ,
CB	В	0	25E-12
*			

.ENDS DPOT

OUTLINE DIMENSIONS



igure 65. 14-Lead Thin Shrink Smail Outline Package (1550) (RU-14) Dimensions shown in millimeters




Figure 66.16-Lead Thin Shrink Small Outline Package (TSSOP) (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

	No. of			Package	Package	Ordering
Model ¹	Channels	R _{AB} (kΩ)	Temperature	Description	Option	Quantity
AD5280BRU20	1	20	-40°C to +125°C	TSSOP-14	RU-14	96
AD5280BRU20-REEL7	1	20	-40°C to +125°C	TSSOP-14	RU-14	1000
AD5280BRU50	1	50	-40°C to +125°C	TSSOP-14	RU-14	96
AD5280BRU50-REEL7	1	50	-40°C to +125°C	TSSOP-14	RU-14	1000
AD5280BRU200	1	200	-40°C to +125°C	TSSOP-14	RU-14	96
AD5280BRU200-REEL7	1	200	-40°C to +125°C	TSSOP-14	RU-14	1000
AD5280BRUZ20 ²	1	20	-40°C to +125°C	TSSOP-14	RU-14	96
AD5280BRUZ20 ² -REEL7	1	20	-40°C to +125°C	TSSOP-14	RU-14	1000
AD5280BRUZ50 ²	1	50	-40°C to +125°C	TSSOP-14	RU-14	96
AD5280BRUZ50 ² -REEL7	1	50	-40°C to +125°C	TSSOP-14	RU-14	1000
AD5280BRUZ200 ²	1	200	-40°C to +125°C	TSSOP-14	RU-14	96
AD5280BRUZ2002-R7	1	200	-40°C to +125°C	TSSOP-14	RU-14	1000
AD5282BRU20	2	20	-40°C to +125°C	TSSOP-16	RU-16	96
AD5282BRU20-REEL7	2	20	-40°C to +125°C	TSSOP-16	RU-16	1000
AD5282BRU50	2	50	-40°C to +125°C	TSSOP-16	RU-16	96
AD5282BRU50-REEL7	2	50	-40°C to +125°C	TSSOP-16	RU-16	1000
AD5282BRU200	2	200	-40°C to +125°C	TSSOP-16	RU-16	96
AD5282BRU200-REEL7	2	200	-40°C to +125°C	TSSOP-16	RU-16	1000
AD5282BRUZ20 ²	2	20	-40°C to +125°C	TSSOP-16	RU-16	96
AD5282BRUZ20 ² -REEL7	2	20	-40°C to +125°C	TSSOP-16	RU-16	1000
AD5282BRUZ50 ²	2	50	-40°C to +125°C	TSSOP-16	RU-16	96
AD5282BRUZ50 ² -REEL7	2	50	-40°C to +125°C	TSSOP-16	RU-16	1000
AD5282BRUZ200 ²	2	200	-40°C to +125°C	TSSOP-16	RU-16	96
AD5282BRUZ200 ² -R7	2	200	-40°C to +125°C	TSSOP-16	RU-16	1000
AD5282-EVAL	2	20		Evaluation Board		

¹ Line 1 contains model number, Line 2 contains ADI logo followed by the end-to-end resistance value, and line 3 contains date code YYWW. ² Z = Pb-free part.

NOTES



www.analog.com

© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02929-0-11/05(A)

Rev. A | Page 28 of 28