

Low-Cost NV Digital POT with WiperLockTM Technology

Features


- Non-volatile Digital Potentiometer in SOT-23, SOIC, MSOP and DFN packages
- 64 Taps: 63 Resistors with Taps to terminal A and terminal B
- Simple Up/Down (U/D) Protocol
- · Power-on Recall of Saved Wiper Setting
- Resistance Values: 2.1 kΩ, 5 kΩ, 10 kΩ or 50 kΩ
- · Low Tempco:
 - Absolute (Rheostat): 50 ppm (0°C to 70°C typ.)
 - Ratiometric (Potentiometer): 10 ppm (typ.)
- Low Wiper Resistance: 75Ω (typ.)
- WiperLock™ Technology to Secure the wiper setting in non-volatile memory (EEPROM)
- · High-Voltage Tolerant Digital Inputs: Up to 12.5V
- Low-Power Operation: 1 µA Max Static Current
- · Wide Operating Voltage: 2.7V to 5.5V
- Extended Temperature Range: -40°C to +125°C
- · Wide Bandwidth (-3 dB) Operation:
 - 4 MHz (typ.) for 2.1 kΩ device

Description


The MCP4021/2/3/4 devices are non-volatile, 6-bit digital potentiometers that can be configured as either a potentiometer or rheostat. The wiper setting is controlled through a simple Up/Down (U/D) serial interface.

These device's implement Microchip's WiperLock technology, which allows application-specific calibration settings to be secured in the EEPROM without requiring the use of an additional write-protect pin.

Package Types



Block Diagram



Device Features

	Wiper	Memory	Resistance (ty	# of	V _{DD}	Control	WiperLock™	
Device	Configuration	Type	Options (kΩ)	Wiper (Ω)	Steps	Operating Range	Interface	•
MCP4021	Potentiometer (1)	EE	2.1, 5.0, 10.0, 50.0	75	64	2.7V - 5.5V	U/D	Yes
MCP4022	Rheostat	EE	2.1, 5.0, 10.0, 50.0	75	64	2.7V- 5.5V	U/D	Yes
MCP4023	Potentiometer	EE	2.1, 5.0, 10.0, 50.0	75	64	2.7V - 5.5V	U/D	Yes
MCP4024	Rheostat	EE	2.1, 5.0, 10.0, 50.0	75	64	2.7V - 5.5V	U/D	Yes

Note 1: Floating either terminal (A or B) allows the device to be used in Rheostat mode.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V _{DD}	6.5V
CS and U/D inputs w.r.t V _{SS} A, B and W terminals w.r.t V _{SS}	-0.3V to 12.5V -0.3V to V _{DD} + 0.3V
Current at Input Pins	±10 mA
Current at Supply Pins	±10 mA
Current at Potentiometer Pins	±2.5 mA
Storage temperature	65°C to +150°C
Ambient temp. with power applied	55°C to +125°C
ESD protection on all pins \geq 4 kV	(HBM), $\geq 400V$ (MM)
Maximum Junction Temperature (T _J)	+150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC/DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, all parameters apply across the specified operating ranges. $T_A = -40^{\circ}C$ to +125°C, 2.1 kΩ, 5 kΩ, 10 kΩ and 50 kΩ devices. Typical specifications represent values for $V_{DD} = 5.5V$, $V_{SS} = 0V$, $T_A = +25^{\circ}C$.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Operating Voltage Range	V _{DD}	2.7	_	5.5	V	
CS Input Voltage	V _{CS}	V _{SS}	_	12.5	V	The CS pin will be at one of three input levels (V _{IL} , V _{IH} or V _{IHH}). (Note 6)
Supply Current	I _{DD}	_	45	_	μA	5.5V, $\overline{\text{CS}} = V_{SS}$, $f_{U/\overline{D}} = 1 \text{ MHz}$
		_	15	_	μA	2.7V, $\overline{\text{CS}} = V_{\text{SS}}$, $f_{\text{U/}\overline{\text{D}}} = 1 \text{ MHz}$
		_	0.3	1	μА	$\frac{\text{Serial Interface Inactive}}{(\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{U/D} = \text{V}_{\text{IH}})}$
		_	0.6	3	mA	EE Write cycle, T _A = +25°C
Resistance	R _{AB}	1.68	2.1	2.52	kΩ	-202 devices (Note 1)
(± 20%)		4.0	5	6.0	kΩ	-502 devices (Note 1)
		8.0	10	12.0	kΩ	-103 devices (Note 1)
		40.0	50	60.0	kΩ	-503 devices (Note 1)
Resolution	N		64	•	Taps	No Missing Codes
Step Resistance	R_S	_	R _{AB} / 63	_	Ω	Note 6

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
 - 2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$. (-202 devices $V_A = 4V$).
 - 3: MCP4021/23 only, test conditions are: $I_W = 1.9$ mA, code = 00h.
 - 4: MCP4022/24 only, test conditions are:

Device	Currer	nt at Voltage	Comments
Resistance	5.5V	2.7V	
2.1 kΩ	2.25 mA	1.1 mA	MCP4022 includes V _{WZSE}
5 kΩ	1.4 mA	450 µA	MCP4024 includes V _{WFSE}
10 kΩ	450 µA	210 μΑ	
50 kΩ	90 µA	40 μΑ	

- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design
- Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature. See Section 6.0 "Resistor" for additional information.
- 8: The MCP4021 is externally connected to match the configurations of the MCP4022 and MCP4024, and then tested.

AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, all parameters apply across the specified operating ranges. T_A = -40°C to +125°C, 2.1 kΩ, 5 kΩ, 10 kΩ and 50 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, V_{SS} = 0V, T_A = +25°C.

Parameters	Sym	Min	Тур	Max	Units		Conditions
Wiper Resistance (Note 3, Note 4)	R _W	_	70	125	Ω	5.5V	
		_	70	325	Ω	2.7V	
Nominal Resistance Tempco	ΔR/ΔΤ	_	50	_	ppm/°C	T _A = -20°C	to +70°C
		_	100	_	ppm/°C	T _A = -40°C	to +85°C
		_	150	_	ppm/°C	T _A = -40°C	to +125°C
Ratiometeric Tempco	$\Delta V_{WA}/\Delta T$	_	10		ppm/°C	MCP4021 a code = 1Fh	and MCP4023 only,
Full-Scale Error	V_{WFSE}	-0.5	-0.1	+0.5	LSb	Code 3Fh (MCP4021/23 only)
Zero-Scale Error	V _{WZSE}	-0.5	+0.1	+0.5	LSb	Code 00h (MCP4021/23 only)
Monotonicity	N		Yes		Bits		
Potentiometer Integral Non-linearity	INL	-0.5	±0.25	+0.5	LSb	MCP4021/2	23 only (Note 2)
Potentiometer Differential Non-linearity	DNL	-0.5	±0.25	+0.5	LSb	MCP4021/2	23 only (Note 2)
Resistor Terminal Input Voltage Range (Terminals A, B and W)	$V_{A,V_{W,}}V_{B}$	Vss	_	V_{DD}	V	Note 5, No	te 6
Maximum current through A, W or B	I _W	_	_	2.5	mA	Note 6	
Leakage current into A, W or B	I_{WL}	_	100	_	nA	MCP4021 A	A = W = B = V _{SS}
		_	100	_	nA	MCP4022/2	23 A = W = V _{SS}
		_	100	_	nA	MCP4024 \	N = V _{SS}
Capacitance (P _A)	C _{AW}	_	75	_	pF	f =1 MHz, c	ode = 1Fh
Capacitance (P _w)	C _W	_	120	_	pF	f =1 MHz, c	ode = 1Fh
Capacitance (P _B)	C _{BW}	_	75	_	pF	f =1 MHz, c	ode = 1Fh
Bandwidth -3 dB	BW	_	4	_	MHz	-202 devices	Code = 1F, output load = 30 pF
		_	2	_	MHz	-502 devices	
		_	1	_	MHz	-103 devices	
		_	200	_	kHz	-503 devices	

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$. (-202 devices $V_A = 4V$).

- 3: MCP4021/23 only, test conditions are: $I_W = 1.9$ mA, code = 00h.
- 4: MCP4022/24 only, test conditions are:

Device	Currei	nt at Voltage	Comments
Resistance	5.5V	2.7V	
2.1 kΩ	2.25 mA	1.1 mA	MCP4022 includes V _{WZSE}
5 kΩ	1.4 mA	450 µA	MCP4024 includes V _{WFSE}
10 kΩ	450 µA	210 μΑ	
50 kΩ	90 µA	40 µA	

- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature. See **Section 6.0 "Resistor"** for additional information.
- 8: The MCP4021 is externally connected to match the configurations of the MCP4022 and MCP4024, and then tested.

AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, all parameters apply across the specified operating ranges. T_A = -40°C to +125°C, 2.1 kΩ, 5 kΩ, 10 kΩ and 50 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, V_{SS} = 0V, T_A = +25°C.

Parameters	Sym	Min	Тур	Max	Units		Conditions
Rheostat Integral Non-linearity	R-INL	-0.5	±0.25	+0.5	LSb	-202	5.5V
MCP4021 (Note 4, Note 8) MCP4022 and MCP4024 (Note 4)		-8.5	+4.5	+8.5	LSb	devices (2.1 $k\Omega$)	2.7V (Note 7)
		-0.5	±0.25	+0.5	LSb	-502	5.5V
		-5.5	+2.5	+5.5	LSb	devices (5 k Ω)	2.7V (Note 7)
		-0.5	±0.25	+0.5	LSb	-103	5.5V
		-3	+1	+3	LSb	devices (10 k Ω)	2.7V (Note 7)
		-0.5	±0.25	+0.5	LSb	-503	5.5V
		-1	+0.25	+1	LSb	devices (50 k Ω)	2.7V (Note 7)
Rheostat Differential Non-linearity	R-DNL	-0.5	±0.25	+0.5	LSb	-202	5.5V
MCP4021 (Note 4, Note 8) MCP4022 and MCP4024 (Note 4)		-1	+0.5	+2	LSb	devices (2.1 kΩ)	2.7V (Note 7)
		-0.5	±0.25	+0.5	LSb	-502	5.5V
		-1	+0.25	+1.25	LSb	devices (5 k Ω)	2.7V (Note 7)
		-0.5	±0.25	+0.5	LSb	-103	5.5V
		-1	0	+1	LSb	devices (10 k Ω)	2.7V (Note 7)
		-0.5	±0.25	+0.5	LSb	-503	5.5V
		-0.5	0	+0.5	LSb	devices (50 k Ω)	2.7V (Note 7)

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
 - 2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$. (-202 devices $V_A = 4V$).
 - 3: MCP4021/23 only, test conditions are: $I_W = 1.9$ mA, code = 00h.
 - 4: MCP4022/24 only, test conditions are:

Device	Currei	nt at Voltage	Comments
Resistance	5.5V	2.7V	
2.1 kΩ	2.25 mA	1.1 mA	MCP4022 includes V _{WZSE}
5 kΩ	1.4 mA	450 μA	MCP4024 includes V _{WFSE}
10 kΩ	450 µA	210 μΑ	
50 kΩ	90 µA	40 µA	

- **5**: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design
- Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature. See Section 6.0 "Resistor" for additional information.
- 8: The MCP4021 is externally connected to match the configurations of the MCP4022 and MCP4024, and then tested.

AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, all parameters apply across the specified operating ranges. T_A = -40°C to +125°C, 2.1 kΩ, 5 kΩ, 10 kΩ and 50 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, V_{SS} = 0V, T_A = +25°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Digital Inputs/Outputs (CS, U/D)						
Input High Voltage	V _{IH}	0.7 V _{DD}	_	_	V	
Input Low Voltage	V _{IL}	_	_	0.3 V _{DD}	V	
High-Voltage Input Entry Voltage	V _{IHH}	8.5	_	12.5 ⁽⁶⁾	V	Threshold for WiperLock™ Technology
High-Voltage Input Exit Voltage	V _{IHH}	_	_	V _{DD} +0.8 ⁽⁶⁾	V	
CS Pull-up/Pull-down Resistance	R _{CS}	_	16	_	kΩ	V _{DD} = 5.5V, V _{CS} = 3V
CS Weak Pull-up/Pull-down Current	I _{PU}	_	170	_	μA	V _{DD} = 5.5V, V _{CS} = 3V
Input Leakage Current	I _{IL}	-1	_	1	μΑ	$V_{IN} = V_{DD}$
CS and U/D Pin Capacitance	C _{IN} , C _{OUT}	_	10	_	pF	f _C = 1 MHz
RAM (Wiper) Value						
Value Range	N	0h	_	3Fh	hex	
EEPROM						
Endurance	E _{ndurance}	_	1M	_	Cycles	
EEPROM Range	N	0h	_	3Fh	hex	
Initial Factory Setting	N		1Fh		hex	WiperLock Technology = Off
Power Requirements	•	•				
Power Supply Sensitivity (MCP4021 and MCP4023 only)	PSS	_	0.0015	0.0035	%/%	V _{DD} = 4.5V to 5.5V, V _A = 4.5V, Code = 1Fh
		_	0.0015	0.0035	%/%	V _{DD} = 2.7V to 4.5V, V _A = 2.7V, Code = 1Fh

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
 - 2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$. (-202 devices $V_A = 4V$).
 - 3: MCP4021/23 only, test conditions are: $I_W = 1.9$ mA, code = 00h.
 - 4: MCP4022/24 only, test conditions are:

Device	Currei	nt at Voltage	Comments
Resistance	5.5V	2.7V	
2.1 kΩ	2.25 mA	1.1 mA	MCP4022 includes V _{WZSE}
5 kΩ	1.4 mA	450 µA	MCP4024 includes V _{WFSE}
10 kΩ	450 µA	210 μΑ	
50 kΩ	90 μA	40 µA	

- **5**: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design
- Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature. See Section 6.0 "Resistor" for additional information.
- 8: The MCP4021 is externally connected to match the configurations of the MCP4022 and MCP4024, and then tested.




FIGURE 1-1: Increment Timing Waveform.

Parameters	Sym	Min	Тур	Max	Units	Conditions		
CS Low Time	t _{CSLO}	5	_	_	μs			
CS High Time	t _{CSHI}	500	_	_	ns			
U/D to CS Hold Time	t _{LUC}	500	_	_	ns			
CS to U/D Low Setup Time	t _{LCUF}	500	_	_	ns			
CS to U/D High Setup Time	t _{LCUR}	3	_	_	μs			
U/D High Time	t _{HI}	500	_	_	ns			
U/D Low Time	t _{LO}	500	_	_	ns			
Up/Down Toggle Frequency	f _{UD}	_	_	1	MHz			
Wiper Settling Time	t _S	0.5	_	_	μs	2.1 kΩ, C _L = 100 pF		
		1	_	_	μs	5 kΩ, C _L = 100 pF		
		2	_	_	μs	10 kΩ, C _L = 100 pF		
		10	5	_	μs	50 kΩ, C _L = 100 pF		
Wiper Response on Power-up	t _{PU}	_	200	_	ns			
Internal EEPROM Write Time	twc	_	_	5	ms	@25°C		
		_	_	10	ms	-40°C to +125°C		




FIGURE 1-2: Decrement Timing Waveform.

Parameters	Sym	Min	Тур	Max	Units	Conditions
CS Low Time	t _{CSLO}	5	_	_	μs	
CS High Time	t _{CSHI}	500	_	_	ns	
U/D to CS Hold Time	t _{LUC}	500	_	_	ns	
CS to U/D Low Setup Time	t _{LCUF}	500	_	_	ns	
CS to U/D High Setup Time	t _{LCUR}	3	_	_	μs	
U/D High Time	t _{HI}	500	_	_	ns	
U/D Low Time	t _{LO}	500	_	_	ns	
Up/Down Toggle Frequency	f _{UD}	_	_	1	MHz	
Wiper Settling Time	t _S	0.5	_	_	μs	2.1 kΩ, C _L = 100 pF
		1	_	_	μs	5 kΩ, C _L = 100 pF
		2	_	_	μs	10 kΩ, C _L = 100 pF
		10	5	_	μs	50 kΩ, C _L = 100 pF
Wiper Response on Power-up	t _{PU}	_	200	_	ns	
Internal EEPROM Write Time	twc	_	_	5	ms	@25°C
		_	_	10	ms	-40°C to +125°C




FIGURE 1-3: High-Voltage Increment Timing Waveform.

Parameters	Sym	Min	Тур	Max	Units	Conditions
CS Low Time	t _{CSLO}	5	_	_	μs	
CS High Time	t _{CSHI}	500	_	_	ns	
U/D High Time	t _{HI}	500	_	_	ns	
U/D Low Time	t _{LO}	500	_	_	ns	
Up/Down Toggle Frequency	f _{UD}	_	_	1	MHz	
HV U/D to CS Hold Time	t _{HUC}	1.5	_	_	μs	
HV CS to U/D Low Setup Time	t _{HCUF}	8	_	_	μs	
HV CS to U/D High Setup Time	t _{HCUR}	4.5	_	_	μs	
Wiper Settling Time	t _S	0.5	_	_	μs	2.1 kΩ, C _L = 100 pF
		1	_	_	μs	5 kΩ, C _L = 100 pF
		2	_	_	μs	10 kΩ, C _L = 100 pF
		10	5	_	μs	50 kΩ, C _L = 100 pF
Wiper Response on Power-up	t _{PU}	_	200	_	ns	
Internal EEPROM Write Time	twc	_	_	5	ms	@25°C
		_	_	10	ms	-40°C to +125°C




FIGURE 1-4: High-Voltage Decrement Timing Waveform.

Parameters	Sym	Min	Тур	Max	Units	Conditions
CS Low Time	t _{CSLO}	5	_	_	μs	
CS High Time	t _{CSHI}	500	_	_	ns	
U/D High Time	t _{HI}	500	_	_	ns	
U/D Low Time	t _{LO}	500	_	_	ns	
Up/Down Toggle Frequency	f _{UD}	_	_	1	MHz	
HV U/D to CS Hold Time	t _{HUC}	1.5	_	_	μs	
HV CS to U/D Low Setup Time	t _{HCUF}	8	_	_	μs	
HV CS to U/D High Setup Time	t _{HCUR}	4.5	_	_	μs	
Wiper Settling Time	t _S	0.5	_	_	μs	2.1 kΩ, C _L = 100 pF
		1	_	_	μs	5 kΩ, C _L = 100 pF
		2	_	_	μs	10 kΩ, C _L = 100 pF
		10	5	_	μs	50 kΩ, C _L = 100 pF
Wiper Response on Power-up	t _{PU}	_	200	_	ns	
Internal EEPROM Write Time	twc	_	_	5	ms	@25°C
		_	_	10	ms	-40°C to +125°C

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +2.7V to +5.5V, V_{SS} = GND.								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T _A	-40	_	+125	°C			
Operating Temperature Range	T _A	-40	_	+125	°C			
Storage Temperature Range	T _A	-65	_	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 5L-SOT-23	θ_{JA}	_	255	_	°C/W			
Thermal Resistance, 6L-SOT-23	θ_{JA}	_	230	_	°C/W			
Thermal Resistance, 8L-DFN (2x3)	θ_{JA}	_	85	_	°C/W			
Thermal Resistance, 8L-MSOP	θ_{JA}	_	206	_	°C/W			
Thermal Resistance, 8L-SOIC	θ_{JA}	_	117	_	°C/W			

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Device Current (I_{DD}) vs. U/\overline{D} Frequency ($f_{U/D}$) and Ambient Temperature (V_{DD} = 2.7V and 5.5V).




FIGURE 2-2: Write Current (I_{WRITE}) vs. Ambient Temperature and V_{DD} .




FIGURE 2-3: Device $Current(I_{SHDN})$ vs. Ambient Temperature and V_{DD} . (CS = V_{DD}).




FIGURE 2-4: \overline{CS} Pull-up/Pull-down Resistance (R_{CS}) and Current (I_{CS}) vs. \overline{CS} Input Voltage (V_{CS}) (V_{DD} = 5.5V).




FIGURE 2-5: $\overline{\text{CS}}$ High Input Entry/Exit Threshold vs. Ambient Temperature and V_{DD}.




FIGURE 2-6: 2.1 $k\Omega$ Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-7: 2.1 $k\Omega$ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 2.7V).




FIGURE 2-8: 2.1 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-9: 2.1 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 2.7V).




FIGURE 2-10: 2.1 $k\Omega$ – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD} .




FIGURE 2-11: 2.1 $k\Omega$ – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature.




FIGURE 2-12: 2.1 $k\Omega$ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V).




FIGURE 2-13: 2.1 $k\Omega$ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V).




FIGURE 2-14: 2.1 $k\Omega$ – Power-Up Wiper Response Time.




FIGURE 2-15: 2.1 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V).




FIGURE 2-16: 2.1 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V).




FIGURE 2-17: $5 \text{ k}\Omega \text{ Pot Mode} - R_W (\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 5.5V$).




FIGURE 2-18: 5 $k\Omega$ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 2.7V).




FIGURE 2-19: 5 $k\Omega$ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V)




FIGURE 2-20: 5 $k\Omega$ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 2.7V).




FIGURE 2-21: 5 $k\Omega$ – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD} .




FIGURE 2-22: $5 k\Omega - R_{WB} (\Omega)$ vs. Wiper Setting and Ambient Temperature.




FIGURE 2-23: $5 k\Omega$ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V).




FIGURE 2-24: $5 k\Omega$ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V).




FIGURE 2-25: $5 k\Omega$ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V).




FIGURE 2-26: $5 \text{ k}\Omega$ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V).




FIGURE 2-27: 10 $k\Omega$ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-28: 10 $k\Omega$ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 2.7V).




FIGURE 2-29: 10 $k\Omega$ Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-30: 10 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 2.7V).




FIGURE 2-31: 10 k Ω – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD}.




FIGURE 2-32: 10 k Ω – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature.




FIGURE 2-33: 10 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V).




FIGURE 2-34: 10 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V).




FIGURE 2-35: 10 $k\Omega$ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V).




FIGURE 2-36: 10 $k\Omega$ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V).




FIGURE 2-37: 50 $k\Omega$ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-38: 50 k Ω Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 2.7V).




FIGURE 2-39: 50 $k\Omega$ Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-40: 50 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 2.7V).




FIGURE 2-41: 50 k Ω – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD}.




FIGURE 2-42: 50 k Ω – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature.




FIGURE 2-43: 50 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V).




FIGURE 2-44: 50 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V).




FIGURE 2-45: 50 $k\Omega$ – Power-Up Wiper Response Time.




FIGURE 2-46: 50 k Ω – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V).




FIGURE 2-47: 50 $k\Omega$ - Low-Voltage Increment Wiper Settling Time ($V_{DD} = 5.5V$).




FIGURE 2-48: -3 dB Bandwidth vs. Temperature.




FIGURE 2-49: -3 dB Bandwidth Test Circuit.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Pin Number							
MCP4021 (SOIC-8)	MCP4022 MCP4023 (SOT-23-6)	MCP4024 (SOT-23-5)	Symbol	Pin Buffer Type Type		Function	
1	1	1	V_{DD}	Р	_	Positive Power Supply Input	
2	2	2	V_{SS}	Р	_	Ground	
3	6	_	Α	I/O	Α	Potentiometer Terminal A	
4	5	5	W	I/O	Α	Potentiometer Wiper Terminal	
5	4	4	CS	I	TTL	Chip Select Input	
6	_	_	В	I/O	Α	Potentiometer Terminal B	
7	_	_	NC	_		No Connection	
8	3	3	U/D	I	TTL	Increment/Decrement Input	

Legend: TTL = TTL compatible input

A = Analog input

I = Input

O = Output

P = Power

3.1 Positive Power Supply Input (V_{DD})

The V_{DD} pin is the device's positive power supply input. The input power supply is relative to V_{SS} and can range from 2.7V to 5.5V. A decoupling capacitor on V_{DD} (to V_{SS}) is recommended to achieve maximum performance.

3.2 Ground (V_{SS})

The V_{SS} pin is the device ground reference.

3.3 Potentiometer Terminal A

The terminal A pin is connected to the internal potentiometer's terminal A (available on some devices). The potentiometer's terminal A is the fixed connection to the 0x3F terminal of the digital potentiometer.

The terminal A pin is available on the MCP4021, MCP4022 and MCP4023 devices. The terminal A pin does not have a polarity relative to the terminal W or B pins. The terminal A pin can support both positive and negative current. The voltage on teminal A must be between $\rm V_{SS}$ and $\rm V_{DD}$.

The terminal A pin is not available on the MCP4024. The potentiometer's terminal A is internally floating.

3.4 Potentiometer Wiper (W) Terminal

The terminal W pin is connected to the internal potentiometer's terminal W (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The terminal W pin does not have a polarity relative to terminals A or B pins. The terminal W pin can support both positive and negative current. The voltage on teminal W must be between $V_{\rm SS}$ and $V_{\rm DD}$.

3.5 Potentiometer Terminal B

The terminal B pin is connected to the internal potentiometer's terminal B (available on some devices). The potentiometer's terminal B is the fixed connection to the 0x00 terminal of the digital potentiometer.

The terminal B pin is available on the MCP4021 device. The terminal B pin does not have a polarity relative to the terminal W or A pins. The terminal B pin can support both positive and negative current. The voltage on teminal B must be between V_{SS} and V_{DD} .

The terminal B pin is not available on the MCP4022, MCP4023 and MCP4024 devices.

For the MCP4023 and MCP4024, the internal potentiometer's terminal B is internally connected to V_{SS} . Terminal B does not have a polarity relative to terminals W or A. Terminal B can support both positive and negative current.

For the MCP4022, terminal B is internally floating.

3.6 Chip Select (CS)

The $\overline{\text{CS}}$ pin is the chip select input. Forcing the $\overline{\text{CS}}$ pin to V_{IL} enables the serial commands. These commands can increment and decrement the wiper. Depending on the command, the wiper may (or may not) be saved to non-volatile memeory (EEPROM). Forcing the $\overline{\text{CS}}$ pin to V_{IHH} enables the high-voltage serial commands. These commands can increment and decrement the wiper and enable or disable the WiperLock technology. The wiper is saved to non-volatile memory (EEPROM).

The $\overline{\text{CS}}$ pin has an internal pull-up resistor. The resistor will become "disabled" when the voltage on the $\overline{\text{CS}}$ pin is below the V_{IH} level. This means that when the $\overline{\text{CS}}$ pin is "floating", the $\overline{\text{CS}}$ pin will be pulled to the V_{IH} level (serial communication (the U/D pin) is ignored). And when the $\overline{\text{CS}}$ pin is driven low (V_{IL}), the resistance becomes very large to reduce the device current consumption when serial commands are occurring. See Figure 2-4 for additional information.

3.7 Increment/Decrement (U/D)

The U/\overline{D} pin input is used to increment or decrement the wiper on the digital potentiometer. An increment moves the wiper one step toward terminal A, while a decrement moves the wiper one step toward terminal B.

4.0 GENERAL OVERVIEW

The MCP402X devices are general purpose digital potentiometers intended to be used in applications where a programmable resistance with moderate bandwidth is desired.


Applications generally suited for the MCP402X devices include:

- · Set point or offset trimming
- · Sensor calibration
- · Selectable gain and offset amplifier designs
- · Cost-sensitive mechanical trim pot replacement

The digital potentiometer is available in four nominal resistances (R_{AB}), where the nominal resistance is defined as the resistance between terminal A and terminal B. The four nominal resistances are 2.1 k Ω , 5 k Ω , 10 k Ω and 50 k Ω .

There are 63 resistors in a string between terminal A and terminal B. The wiper can be set to tap onto any of these 63 resistors thus providing 64 possible settings (including terminal A and terminal B).

Figure 4-1 shows a block diagram for the resistive network of the device. Equation 4-1 shows the calculation for the step resistance, while Equation 4-2 illustrates the calculation used to determine the resistance between the wiper and terminal B.



Note 1: The wiper resistance is tap dependent. That is, each tap selection resistance has a small variation. This variation effects the smaller resistance devices $(2.1 \text{ k}\Omega)$ more.

FIGURE 4-1: Resistor Block Diagram.

EQUATION 4-1: R_S CALCULATION

$$R_S = \frac{R_{AB}}{63}$$

EQUATION 4-2: R_{WB} CALCULATION

$$R_{WB} = \frac{R_{AB}N}{63} + R_W$$

N = 0 to 63 (decimal)

1 LSb is the ideal resistance difference between two successive codes. If we use N=1 and $R_W=0$ in Equation 4-2, we can calculate the step size for each increment or decrement command.

The MCP4021 device offers a voltage divider (potentiometer) with all terminals available on pins.

The MCP4022 is a true rheostat, with terminal A and the wiper (W) of the variable resistor available on pins.

The MCP4023 device offers a voltage divider (potentiometer) with terminal B connected to ground.

The MCP4024 device is a rheostat device with terminal A of the resistor floating, terminal B connected to ground, and the wiper (W) available on pin.

The MCP4021 can be externally configured to implement any of the MCP4022, MCP4023 or MCP4024 configurations.

4.1 Serial Interface

A 2-wire synchronous serial protocol is used to increment or decrement the digital potentiometer's wiper terminal. The Increment/Decrement (U/D) protocol utilizes the \overline{CS} and U/D input pins. Both inputs are tolerant of signals up to 12.5V without damaging the device. The \overline{CS} pin can differenciate between two high-voltage levels, V_{IH} and V_{IHH} . This enables additional commands without requiring additional input pins. The high-voltage commands (V_{IHH} on the \overline{CS} pin) are similar to the standard commands, except that they control (enable, disable, ...) the state of the non-volatile WiperLock technology feature.

The simple U/\overline{D} protocol uses the state of the U/\overline{D} pin at the falling edge of the \overline{CS} pin to determine if Increment or Decrement mode is desired. Subsequent rising edges of the U/\overline{D} pin move the wiper.

The wiper value will not underflow or overflow. The new wiper setting can be saved to EEPROM, if desired, by selecting the state of the U/D pin during the rising edge of the CS pin.

The non-volatile wiper enables the MCP4021/2/3/4 to operate stand alone (without microcontroller control).

4.2 The WiperLock™ Technology

The MCP4021/2/3/4 device's WiperLock technology allows application-specific calibration settings to be secured in the EEPROM without requiring the use of an additional write-protect pin.

The WiperLock technology prevents the serial commands from doing the following:

- Incrementing or decrementing the wiper setting
- Writing the wiper setting to the non-volatile memory

Enabling and disabling the WiperLock technology feature requires high-voltage serial commands ($\overline{\text{CS}} = \text{V}_{\text{IHH}}$). Incrementing and decrementing the wiper requires high-voltage commands when the feature is enabled. The high-voltage threshold (V_{IHH}) is intended to prevent the wiper setting from being altered by noise or intentional transitions on the U/D and $\overline{\text{CS}}$ pins, while still providing flexibility for production or calibration environments.

Both the $\overline{\text{CS}}$ and $\overline{\text{U/D}}$ input pins are tolerant of signals up to 12V. This allows the flexibility to multiplex the digital pot's control signals onto application signals for manufacturing/calibration.

4.3 Power-up

When the device powers up, the last saved wiper setting is restored.

While $V_{DD} < V_{min}$ (2.7V), the electrical performance may not meet the data sheet specifications (see Figure 4-2). The wiper may be unknown or initialized to the value stored in the EEPROM. Also the device may be capable of incrementing, decrementing and writing to its EEPROM, if a valid command is detected on the \overline{CS} and U/\overline{D} pins.

The default settings of the MCP4021/2/3/4 device's from the factory are shown in Table 4-1.

TABLE 4-1: DEFAULT FACTORY SETTINGS SELECTION

Package Code	Default POR Wiper Setting	Wiper Code	WiperLock™ Technology Setting	Typical R _{AB} Value	
-202	Mid-scale	1Fh	Disabled	2.1 kΩ	
-502	Mid-scale	1Fh	Disabled	5.0 kΩ	
-103	Mid-scale 1F		Disabled	10.0 kΩ	
-503	Mid-scale	1Fh	Disabled	50.0 kΩ	

It is good practice in your manufacturing flow to configure the device to your desired settings.

4.4 Brown Out

If the device V_{DD} is below the specified minimum voltage, care must be taken to ensure that the \overline{CS} and U/\overline{D} pins do not "create" any of the serial commands.

When the device V_{DD} drops below V_{min} (2.7V), the electrical performance may not meet the data sheet specifications (see Figure 4-2). The wiper may be unknown or initialized to the value stored in the EEPROM. Also the device may be capable of incrementing, decrementing and writing to its EEPROM if a valid command is detected on the \overline{CS} and U/\overline{D} pins.

4.5 Serial Interface Inactive

The serial interface is inactive any time the \overline{CS} pin is at V_{IH} and all write cycles are completed.




FIGURE 4-2: Power-up and Brown-out.

5.0 SERIAL INTERFACE

5.1 Overview

The MCP4021/2/3/4 utilizes a simple 2-wire interface to increment or decrement the digital potentiometer's wiper terminal (W), store the wiper setting in non-volatile memory and turn the WiperLock technology feature on or off. This interface uses the Chip Select ($\overline{\text{CS}}$) pin, while the U/ $\overline{\text{D}}$ pin is the Up/ $\overline{\text{Down}}$ input.

The Increment/Decrement protocol enables the device to move one step at a time through the range of possible resistance values. The wiper value is initialized with the value stored in the internal EEPROM upon power-up. A wiper value of 00h connects the wiper to terminal B. A wiper value of 3Fh connects the wiper to terminal A. Increment commands move the wiper toward terminal A, but will not increment to a value greater than 3Fh. Decrement commands move the wiper toward terminal B, but will not decrement below 00h.

Refer to **Section 1.0** "**Electrical Characteristics**", AC/DC Electrical Characteristics table for detailed input threshold and timing specifications.

Communication is unidirectional. Therefore, the value of the current wiper setting cannot be read out of the MCP402X device.

5.2 Serial Commands

The MCP402X devices support 10 serial commands. The commands can be grouped into the following types:

- · Serial Commands
- · High-voltage Serial Commands

All the commands are shown in Table 5-1.

The command type is determined by the voltage level on the \overline{CS} pin. The initial state that the \overline{CS} pin must be driven is V_{IH}. From V_{IH}, the two levels that the \overline{CS} pin can be driven are:

- V_{IL}
- V_{IHH}

If the \overline{CS} pin is driven from V_{IH} to V_{IL} , a serial command is selected. If the \overline{CS} pin is driven from V_{IH} to V_{IHH} , a high-voltage serial command is selected.

High-voltage serial commands control the state of the WiperLock technology. This is a unique feature, where the user can determine whether or not to "lock" or "unlock" the wiper state.

High-voltage serial commands increment/decrement the wiper regardless of the status of the WiperLock technology.

TABLE 5-1: COMMANDS

Command Name	Saves Wiper Value in EEPROM	High Voltage on CS pin?	After Command Wiper is "locked"/ "unlocked"	Works when Wiper is "locked"?
Increment without Writing Wiper Setting to EEPROM	_	_	unlocked	Note 1
Increment with Writing Wiper Setting to EEPROM	Yes	_	unlocked	Note 1
Decrement without Writing Wiper Setting to EEPROM		_	unlocked	Note 1
Decrement with Writing Wiper Setting to EEPROM	Yes	_	unlocked	Note 1
Write Wiper Setting to EEPROM	Yes	_	unlocked	Note 1
High-Voltage Increment and Disable WiperLock Technology	Yes	Yes	unlocked	Yes
High-Voltage Increment and Enable WiperLock Technology	Yes	Yes	locked	Yes
High-Voltage Decrement and Disable WiperLock Technology	Yes	Yes	unlocked	Yes
High-Voltage Decrement and Enable WiperLock Technology	Yes	Yes	locked	Yes
Write Wiper Setting to EEPROM and Disable WiperLock Technology	Yes	Yes	unlocked	Yes
Write Wiper Setting to EEPROM and Enable WiperLock Technology	Yes	Yes	locked	Yes

Note 1: This command will only complete if wiper is "unlocked" (WiperLock Technology is Disabled).

5.2.1 INCREMENT WITHOUT WRITING WIPER SETTING TO EEPROM

This mode is achieved by initializing the U/\overline{D} pin to a high state (V_{IH}) prior to achieving a low state (V_{IL}) on the \overline{CS} pin. Subsequent rising edges of the U/\overline{D} pin increment the wiper setting toward terminal A. This is shown in Figure 5-1.

After the wiper is incremented to the desired position, the $\overline{\text{CS}}$ pin should be forced to $\underline{\text{V}}_{\text{IH}}$ to ensure that "unexpected" transitions (on the U/D pin do not cause the wiper setting to increment. Driving the $\overline{\text{CS}}$ pin to V_{IH} should occur as soon as possible (within device specifications) after the last desired increment occurs.

The EEPROM value has not been updated to this new wiper value, so if the device voltage is lowered below the RAM retention voltage of the device, once the device returns to the operating range, the wiper will be loaded with the wiper setting in the EEPROM.

After the \overline{CS} pin is driven to V_{IH} (from V_{IL}), any other serial command may immediately be entered. This is since an EEPROM write cycle (t_{wc}) is not active.

Note: The wiper value will not overflow. That is, once the wiper value equals 0x3F, subsequent increment commands are ignored.




FIGURE 5-1: Increment without Writing Wiper Setting to EEPROM.

5.2.2 INCREMENT WITH WRITING WIPER SETTING TO EEPROM

This mode is achieved by initializing the U/\overline{D} pin to a high state (V_{IH}) prior to achieving a low state (V_{IL}) on the \overline{CS} pin. Subsequent rising edges of the U/\overline{D} pin increment the wiper setting toward terminal A. This is shown in Figure 5-2.

After the wiper is incremented to the desired position, the U/\overline{D} pin should be driven low (V_{IL}) . Then when the \overline{CS} pin is forced to V_{IH} , the wiper value is written to the EEPROM. Therefore, if the device voltage is lowered below the RAM retention voltage of the device, once the device returns to the operating range, the wiper will be loaded with this wiper setting (stored in the EEPROM).

To ensure that "unexpected" transitions on the U/\overline{D} pin do not cause the wiper setting to increment, the U/\overline{D} pin should be driven low and the \overline{CS} pin forced to V_{IH} as soon as possible (within device specifications) after the last desired increment occurs.

After the \overline{CS} pin is driven to V_{IH} (from V_{IL}), all other serial commands are ignored until the EEPROM write cycle (t_{wc}) completes.

Note: The wiper value will not overflow. That is, once the wiper value equals 0x3F, subsequent increment commands are ignored.




FIGURE 5-2: Increment with Writing Wiper Setting to EEPROM.

5.2.3 DECREMENT WITHOUT WRITING WIPER SETTING TO EEPROM

This mode is achieved by initializing the U/\overline{D} pin to a low state (V_{IL}) prior to achieving a low state (V_{IL}) on the \overline{CS} pin. Subsequent rising edges of the U/\overline{D} pin will decrement the wiper setting toward terminal B. This is shown in Figure 5-3.

After the wiper is decremented to the desired position, the U/ \overline{D} pin should be forced low (V_{IL}) and the \overline{CS} pin should be forced to V_{IH}. This_will ensure that "unexpected" transitions on the U/ \overline{D} pin do not cause the wiper setting to decrement. Driving the \overline{CS} pin to V_{IH} should occur as soon as possible (within device specifications) after the last desired increment occurs.

The EEPROM value has not been updated to this new wiper value, so, if the device voltage is lowered below the RAM retention voltage of the device, once the device returns to the operating range, the wiper will be loaded with the wiper setting in the EEPROM.

After the \overline{CS} pin is driven to V_{IH} (from V_{IL}), any other serial command may immediately be entered, since an EEPROM write cycle (t_{WC}) is not started.

Note: The wiper value will not underflow. That is, once the wiper value equals 0x00, subsequent decrement commands are ignored.




FIGURE 5-3: Decrement without Writing Wiper Setting to EEPROM.

5.2.4 DECREMENT WITH WRITING WIPER SETTING TO EEPROM

This mode is achieved by initializing the U/\overline{D} pin to a low state (V_{IL}) prior to achieving a low state (V_{IL}) on the \overline{CS} pin. Subsequent rising edges of the U/\overline{D} pin decrement the wiper setting (toward terminal B). This is shown in Figure 5-4.

After the wiper is decremented to the desired position, the U/\overline{D} pin should remain high (V_{IH}) . Then when the \overline{CS} pin is raised to V_{IH} , the wiper value is written to the EEPROM. Therefore, if the device voltage is lowered below the RAM retention voltage of the device, once the device returns to the operating range, the wiper will be loaded with this wiper setting (stored in the EEPROM).

To ensure that "unexpected" transitions on the U/\overline{D} pin do not cause the wiper setting to decrement, the U/\overline{D} pin should be driven low (V_{IL}) and the \overline{CS} pin forced to V_{IH} as soon as possible (within device specifications) after the last desired increment occurs.

After the \overline{CS} pin is driven to V_{IH} (from V_{IL}), all other serial commands are ignored until the EEPROM write cycle (t_{WC}) completes.

Note: The wiper value will not underflow. That is, once the wiper value equals 0x00, subsequent decrement commands are ignored.




FIGURE 5-4: Decrement with Writing Wiper Setting to EEPROM.

5.2.5 WRITE WIPER SETTING TO EEPROM

To write the current wiper setting to EEPROM, force both the \overline{CS} pin and U/D pin to V_{IH} . Then force the \overline{CS} pin to V_{IL} . Before there is a rising edge on the U/ \overline{D} pin, force the \overline{CS} pin to V_{IH} . This causes the wiper setting value to be written to EEPROM.

Note: After the U/\overline{D} pin is forced to V_{IL} , each rising edge on the U/\overline{D} pin will cause the wiper to increment.

This is the same command as the "Increment with Writing Wiper Setting to EEPROM" command, but the U/\overline{D} pin is held at V_{IL} , so the wiper is not incremented.

When the $\overline{\text{CS}}$ pin is forced to V_{IH}, the wiper value is written to the EEPROM. Therefore, if the device voltage is lowered below the RAM retention voltage of the device, once the device returns to the operating range, the wiper will be loaded with this wiper setting (stored in the EEPROM).

To ensure that "unexpected" transitions on the U/\overline{D} pin do not cause the wiper setting to increment, force the \overline{CS} pin to V_{IH} as soon as possible (within device specifications) after the U/\overline{D} pin is forced to V_{IL} .

After the $\overline{\text{CS}}$ pin is driven to V_{IH} (from V_{IL}), all other serial commands are ignored until the EEPROM write cycle (t_{WC}) completes.




FIGURE 5-5: Write Wiper Setting to EEPROM.

5.2.6 HIGH-VOLTAGE INCREMENT AND DISABLE WiperLock TECHNOLOGY

This mode is achieved by initializing the U/ \overline{D} pin to a high state (V_{IH}) prior to the \overline{CS} pin being driven to V_{IHH}. Subsequent rising edges of the U/ \overline{D} pin increment the wiper setting toward terminal A. Set the U/ \overline{D} pin to the high state (V_{IH}) prior to forcing the \overline{CS} pin to V_{IH}. This begins a write cycle and disables the WiperLock Technology feature (See Figure 5-6).

After the $\overline{\text{CS}}$ pin is driven to V_{IH} (from V_{IHH}), all other serial commands are ignored until the EEPROM write cycle (t_{WC}) completes.

Note: The wiper value will not overflow. That is, once the wiper value equals 0x3F, subsequent increment commands are ignored.




FIGURE 5-6: High-Voltage Increment and Disable WiperLock™ Technology.

5.2.7 HIGH-VOLTAGE INCREMENT AND ENABLE WiperLock TECHNOLOGY

This mode is achieved by initializing the U/ \overline{D} pin to a high state (V_{IH}) prior to the \overline{CS} pin being driven to V_{IHH}. Subsequent rising edges of the U/ \overline{D} pin increment the wiper setting toward terminal A. Set the U/ \overline{D} pin to the low state (V_{IL}) prior to forcing the \overline{CS} pin to V_{IH}. This begins a write cycle and enables the WiperLock Technology feature (See Figure 5-7).

After the $\overline{\text{CS}}$ pin is driven to V_{IH} (from V_{IHH}), all other serial commands are ignored until the EEPROM write cycle (t_{WC}) completes.

Note: The wiper value will not overflow. That is, once the wiper value equals 0x3F, subsequent increment commands are ignored.




FIGURE 5-7: High-Voltage Increment and Enable WiperLock™ Technology.

5.2.8 HIGH-VOLTAGE DECREMENT AND DISABLE WiperLock TECHNOLOGY

This mode is achieved by initializing the U/ \overline{D} pin to a low state (V_{IL}) prior to the \overline{CS} pin being driven to V_{IHH}. Subsequent rising edges of the U/ \overline{D} pin decrement the wiper setting toward terminal B. Set the U/ \overline{D} pin to the low state (V_{IL}) prior to forcing the \overline{CS} pin to V_{IH}. This begins a write cycle and disables the WiperLock Technology feature (See Figure 5-8).

After the $\overline{\text{CS}}$ pin is driven to V_{IH} (from V_{IHH}), all other serial commands are ignored until the EEPROM write cycle (t_{WC}) completes.

Note: The wiper value will not underflow. That is, once the wiper value equals 0x00, subsequent decrement commands are ignored.




FIGURE 5-8: High-Voltage Decrement and Disable WiperLock™ Technology.

5.2.9 HIGH-VOLTAGE DECREMENT AND ENABLE WiperLock TECHNOLOGY

This mode is achieved by initializing the U/ \overline{D} pin to the low state (V_{IL}) prior to driving the \overline{CS} pin to V_{IHH}. Subsequent rising edges of the U/ \overline{D} pin decrement the wiper setting toward terminal B. Set the U/ \overline{D} pin to a high state (V_{IH}) prior to forcing the \overline{CS} pin to V_{IH}. This begins a write cycle and enables the WiperLock Technology feature (See Figure 5-9).

After the $\overline{\text{CS}}$ pin is driven to V_{IH} (from V_{IHH}), all other serial commands are ignored until the EEPROM write cycle (t_{WC}) completes.

Note: The wiper value will not underflow. That is, once the wiper value equals 0x00, subsequent decrement commands are ignored.




FIGURE 5-9: High-Voltage Decrement and Enable WiperLock™ Technology.

5.2.10 WRITE WIPER SETTING TO EEPROM AND DISABLE WiperLock TECHNOLOGY

This mode is achieved by keeping the U/ \overline{D} pin static (either at V_{IL} or at V_{IH}), while the \overline{CS} pin is driven from V_{IH} to V_{IHH} and then returned to V_{IH}. When the falling edge of the \overline{CS} pin occurs (from V_{IHH} to V_{IH}), the wiper value is written to EEPROM and the WiperLock Technology is disabled (See Figure 5-10).

To ensure that "unexpected" transitions on the U/\overline{D} pin do not cause the wiper setting to change, force the \overline{CS} pin to V_{IH} as soon as possible (within device specifications) after the \overline{CS} pin is forced to V_{IHH} .

After the $\overline{\text{CS}}$ pin is driven to V_{IH} (from V_{IHH}), all other serial commands are ignored until the EEPROM write cycle (t_{WC}) completes.




FIGURE 5-10: Write Wiper Setting to EEPROM and Disable WiperLock™ Technology.

5.2.11 WRITE WIPER SETTING TO EEPROM AND ENABLE WiperLock TECHNOLOGY

This mode is achieved by initializing the U/ \overline{D} and \overline{CS} pins to a high state (V_{IH}) prior to the \overline{CS} pin being driven to V_{IHH} (from V_{IH}). Set the U/ \overline{D} pin to a low state (V_{IL}) prior to forcing the \overline{CS} pin to V_{IH} (from V_{IHH}). This begins a write cycle and enables the WiperLock Technology feature (See Figure 5-11).

To ensure that "unexpected" transitions on the U/\overline{D} pin do not cause the wiper setting to increment, force the \overline{CS} pin to V_{IH} as soon as possible (within device specifications) after the U/\overline{D} pin is forced to V_{II} .

After the \overline{CS} pin is driven to V_{IH} (from V_{IHH}), all other serial commands are ignored until the EEPROM write cycle (t_{WC}) completes.




FIGURE 5-11: Write Wiper Setting to EEPROM and Enable WiperLock™ Technology.

5.3 CS High Voltage

Depending on the requirements of the system, the use of high voltage (V_{IHH}) on the \overline{CS} pin, may or may not be required during system operation. Table 5-2 shows possible system applications, and whether a high voltage (V_{IHH}) is required on the system.

The MCP402X supports six high-voltage commands (the $\overline{\text{CS}}$ input voltage must meet the VIHH specification).

TABLE 5-2: HIGH-VOLTAGE APPLICATIONS

System Operation	High Voltage
Production calibration only - system should not update wiper setting	From Calibration Unit
WiperLock™ Technogy disabled during system operation	Not Required
Wiper setting can be updated and "locked" during system operation	Required

5.3.1 TECHNIQUES TO FORCE THE CS PIN TO V_{IHH}

The circuit in Figure 5-12 shows a method using the TC1240A doubling charge pump. When the SH $\overline{\text{DN}}$ pin is high, the TC1240A is off, and the level on the $\overline{\text{CS}}$ pin is controlled by the PIC® microcontrollers (MCUs) IO2 pin.

When the SHDN pin is low, the TC1240A is on and the V_{OUT} voltage is 2 * V_{DD} . The resistor R_1 allows the \overline{CS} pin to go higher than the voltage such that the PIC MCU's IO2 pin "clamps" at approximately V_{DD} .




FIGURE 5-12: Using the TC1240A to generate the V_{IHH} voltage.

The circuit in Figure 5-13 shows the method used on the MCP402X Non-volatile Digital Potentiometer Evaluation Board. This method requires that the system voltage be approximately 5V. This ensures that when the PIC10F206 enters a brown-out condition, there is an insufficent voltage level on the $\overline{\text{CS}}$ pin to change the stored value of the wiper. The MCP402X Non-volatile Digital Potentiometer Evaluation Board User's Guide (DS51546) contains a complete schematic.

GP0 is a general purpose I/O pin, while GP2 can either be a general purpose I/O pin or it can output the internal clock.

For the serial commands, configure the GP2 pin as an input (high impedence). The output state of the GP0 pin will determine the voltage on the $\overline{\text{CS}}$ pin (V_{IL} or V_{IH}).

For high-voltage serial commands, force the GP0 output pin to output a high level (V_{OH}) and configure the GP2 pin to output the internal clock. This will form a charge pump and increase the voltage on the \overline{CS} pin (when the system voltage is approximately 5V).




FIGURE 5-13: MCP402X Non-volatile Digital Potentiometer Evaluation Board (MCP402XEV) implementation to generate the V_{IHH} voltage.

6.0 RESISTOR

Digital potentiometer applications can be divided into two categories:

- · Rheostat configuration
- · Potentiometer (or voltage divider) configuration

Figure 6-1 shows a block diagram for the MCP402X resistors.




FIGURE 6-1: Resistor Block Diagram.

(2.1 $k\Omega$) more.

That is, each tap selection resistance has a small variation. This variation effects the smaller resistance devices Step resistance (R_S) is the resistance from one tap setting to the next. This value will be dependent on the R_{AB} value that has been selected. Table 6-1 shows the typical step resistances for each device.

The total resistance of the device has minimal variation due to operating voltage (see Figure 2-6, Figure 2-17, Figure 2-27 or Figure 2-37).

TABLE 6-1: TYPICAL STEP RESISTANCES

Part Number	Typical Resistance (Ω)					
Part Number	Total (R _{AB})	Step (R _S)				
MCP402X-203E	2100	33.33				
MCP402X-503E	5000	79.37				
MCP402X-104E	10000	158.73				
MCP402X-504E	50000	793.65				

Terminal A and B, as well as the wiper W, do not have a polarity. These terminals can support both positive and negative current.

6.1 Resistor Configurations

6.1.1 RHEOSTAT CONFIGURATION

When used as a rheostat, two of the three digital potentiometer's terminals are used as a resistive element in the circuit. With terminal W (wiper) and either terminal A or terminal B, a variable resistor is created. The resistance will depend on the tap setting of the wiper and the wiper's resistance. The resistance is controlled by changing the wiper setting.

The unused terminal (B or A) should be left floating. Figure 6-2 shows the two possible resistors that can be used. Reversing the polarity of the A and B terminals will not affect operation.




FIGURE 6-2: Rheostat Configuration.

This allows the control of the total resistance between the two nodes. The total resistance depends on the "starting" terminal to the wiper terminal. At the code 00h, the R_{BW} resistance is minimal (R_W) , but the R_{AW} resistance in maximized $(R_{AB}+R_W)$. Conversely, at the code 3Fh, the R_{AW} resistance is minimal (R_W) , but the R_{BW} resistance in maximized $(R_{AB}+R_W)$.

The resistance step size (R_S) equates to one LSb of the resistor.

Note: To avoid damage to the internal wiper circuitry in this configuration, care should be taken to insure the current flow never exceeds 2.5 mA.

The change in wiper-to-end terminal resistance over temperature is shown in Figure 2-6, Figure 2-17, Figure 2-27 and Figure 2-37. The most variation over temperature will occur in the first few codes due to the wiper resistance coefficient affecting the total resistance. The remaining codes are dominated by the total resistance tempco R_{AB} .

6.1.2 POTENTIOMETER CONFIGURATION

When used as a potentiometer, all three terminals are tied to different nodes in the circuit. This allows the potentiometer to output a voltage proportional to the input voltage. This configuration is sometimes called voltage divider mode. The potentiometer is used to provide a variable voltage by adjusting the wiper position between the two endpoints as shown in Figure 6-3. Reversing the polarity of the A and B terminals will not affect operation.




FIGURE 6-3: Potentiometer Configuration.

The temperature coefficient of the R_{AB} resistors is minimal by design. In this configuration, the resistors all change uniformally, so minimal variation should be seen.

The wiper resistor temperature coefficient is different from the R_{AB} temperature coefficient. The voltage at node V_3 (Figure 6-3) is not dependent on this wiper resistance, just the ratio of the R_{AB} resistors, so this temperature coefficient in most cases can be ignored.

Note: To avoid damage to the internal wiper circuitry in this configuration, care should be taken to insure the current flow never exceeds 2.5 mA.

6.2 Wiper Resistance

Wiper resistance is the series resistance of the wiper. This resistance is typically measured when the wiper is positioned at either zero-scale (00h) or full-scale (3Fh).

The wiper resistance in potentiometer-generated voltage divider applications is not a significant source of error.

The wiper resistance in rheostat applications can create significant non-linearity as the wiper is moved toward zero-scale (00h). The lower the nominal resistance, the greater the possible error.

Wiper resistance is significant depending on the devices operating voltage. As the device voltage decreases, the wiper resistance increases (see Figure 6-4 and Table 6-2).

In a rheostat configuration, this change in voltage needs to be taken into account, particularly for the lower resistance devices. For the 2.1 k Ω device, the maximum wiper resistance at 5.5V is approximately 6% of the total resistance, while at 2.7V, it is approximately 15.5% of the total resistance.

In a potentiometer configuration, the wiper resistance variation does not effect the output voltage seen on the terminal W pin.

The slope of the resistance has a linear area (at the higher voltages) and a non-linear area (at the lower voltages), where resistance increases faster than the voltage drop (at low voltages).




FIGURE 6-4: Relationship of Wiper Resistance (R_W) to Voltage

Since there is minimal variation of the total device resistance over voltage, at a constant temperature (see Figure 2-6, Figure 2-17, Figure 2-27 or Figure 2-37), the change in wiper resistance over voltage can have a significant impact on the INL and DNL error.

TABLE 6-2: TYPICAL STEP RESISTANCES AND RELATIONSHIP TO WIPER RESISTANCE

	Resistance (Ω)					R _W / R _S (%) ⁽¹⁾			_W / R _{AB} (%)	(2)
Typical		V	Wiper (R _W)		В -	D - May	B - Max	В-	D - May	B - Max
Total (R _{AB})	Step (R _S)	Typical	Max @ 5.5V	Max @ 2.7V	R _W = Typical	R _W = Max @ 5.5V	R _W = Max @ 2.7V	R _W = Typical	R _W = Max @ 5.5V	R _W = Max @ 2.7V
2100	33.33	75	125	325	225.0%	375.0%	975.0%	3.57%	5.95%	15.48%
5000	79.37	75	125	325	94.5%	157.5%	409.5%	1.5%	2.50%	6.50%
10000	158.73	75	125	325	47.25%	78.75%	204.75%	0.75%	1.25%	3.25%
50000	793.65	75	125	325	9.45%	15.75%	40.95%	0.15%	0.25%	0.65%

Note 1: R_S is the typical value. The variation of this resistance is minimal over voltage.

2: R_{AB} is the typical value. The variation of this resistance is minimal over voltage.

6.3 Operational Characteristics

Understanding the operational characteristics of the device's resistor components is important to the system design.

6.3.1 ACCURACY

6.3.1.1 Integral Non-Linearity (INL)

INL error for these devices is the maximum deviation between an actual code transition point and its corresponding ideal transition point after offset and gain errors have been removed. These endpoints are from 0x00 to 0x3F. Refer to Figure 6-5.

Positive INL means higher resistance than ideal. Negative INL means lower resistance than ideal.




FIGURE 6-5: INL Accuracy.

6.3.1.2 Differential Non-Linearity (DNL)

DNL error is the measure of variations in code widths from the ideal code width. A DNL error of zero would imply that every code is exactly 1 LSb wide.




FIGURE 6-6: DNL Accuracy.

6.3.1.3 Ratiometric Temperature Coefficient

The ratiometric temperature coefficient quantifies the error in the ratio R_{AW}/R_{WB} due to temperature drift. This is typically the critical error when using a potentiometer device (MCP4021 and MCP4023) in a voltage divider configuration.

6.3.1.4 Absolute Temperature Coefficient

The absolute temperature coefficient quantifies the error in the end-to-end resistance (nominal resistance R_{AB}) due to temperature drift. This is typically the critical error when using a rheostat device (MCP4022 and MCP4024) in an adjustable resistor configuration.

6.3.2 MONOTONIC OPERATION

Monotonic operation means that the device's resistance increases with every step change (from terminal A to terminal B or terminal B to terminal A).

The wiper resistance is different at each tap location. When changing from one tap position to the next (either increasing or decreasing), the ΔR_W is less than the ΔR_S . When this change occurs, the device voltage and temperature are "the same" for the two tap positions.




FIGURE 6-7: Resistance, R_{BW}.

7.0 DESIGN CONSIDERATIONS

In the design of a system with the MCP402X devices, the following considerations should be taken into account:

- · The Power Supply
- · The Layout

7.1 Power Supply Considerations

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 7-1 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1 μ F. This capacitor should be placed as close (within 4 mm) to the device power pin (V_{DD}) as possible.

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, V_{DD} and V_{SS} should reside on the analog plane.




FIGURE 7-1: Typical Microcontroller Connections.

7.2 Layout Considerations

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP402X's performance. Careful board layout will minimize these effects and increase the Signal-to-Noise Ratio (SNR). Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

If low noise is desired, breadboards and wire-wrapped boards are not recommended.

8.0 APPLICATIONS EXAMPLES

Non-volatile digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming. The MCP4021/2/3/4 devices can be used to replace the common mechanical trim pot in applications where the operating and terminal voltages are within CMOS process limitations (V_{DD} = 2.7V to 5.5V).

8.1 Set Point Threshold Trimming

Applications that need accurate detection of an input threshold event often need several sources of error eliminated. Use of comparators and operational amplifiers (op amps) with low offset and gain error can help achieve the desired accuracy, but in many applications, the input source variation is beyond the designer's control. If the entire system can be calibrated after assembly in a controlled environment (like factory test), these sources of error are minimized, if not entirely eliminated.

Figure 8-1 illustrates a common digital potentiometer configuration. This configuration is often referred to as a "windowed voltage divider". Note that $\rm R_1$ and $\rm R_2$ are not necessary to create the voltage divider, but their presence is useful when the desired threshold has limited range. It is "windowed" because $\rm R_1$ and $\rm R_2$ can narrow the adjustable range of $\rm V_{TRIP}$ to a value much less than $\rm V_{DD} - \rm V_{SS}$. If the output range is reduced, the magnitude of each output step is reduced. This effectively increases the trimming resolution for a fixed digital potentiometer resolution. This technique may allow a lower-cost digital potentiometer to be utilized (64 steps instead of 256 steps).

The MCP4021's and MCP4023's low DNL performance is critical to meeting calibration accuracy in production without having to use a higher precision digital potentiometer.

EQUATION 8-1: CALCULATING THE WIPER SETTING FROM THE DESIRED V_{TRIP}

$$\begin{split} V_{TRIP} &= V_{DD} \bigg(\frac{R_2 + R_{WB}}{R_1 + R_{AB} + R_2} \bigg) \\ R_{AB} &= R_{Nominal} \\ R_{WB} &= R_{AB} \bullet \bigg(\frac{D}{63} \bigg) \\ D &= \bigg(\bigg(\frac{V_{TRIP}}{V_{DD}} \bigg) \bullet \big((R_1 + R_{AB} + R_2) - R_2 \big) \bigg) \bullet 63 \end{split}$$
 Where:

D = Digital Potentiometer Wiper Setting (0-63)




FIGURE 8-1: Using the Digital Potentiometer to Set a Precise Output Voltage.

8.1.1 TRIMMING A THRESHOLD FOR AN OPTICAL SENSOR

If the application has to calibrate the threshold of a diode, transistor or resistor, a variation range of 0.1V is common. Often, the desired resolution of 2 mV or better is adequate to accurately detect the presence of a precise signal. A "windowed" voltage divider, utilizing the MCP4021 or MCP4023, would be a potential solution as shown in Figure 8-2.




FIGURE 8-2: Set Point or Threshold Calibration.

8.2 Operational Amplifier Applications

Figure 8-3, Figure 8-4 and Figure 8-5 illustrate typical amplifier circuits that could replace fixed resistors with the MCP4021/2/3/4 to achieve digitally-adjustable analog solutions.

Figure 8-4 shows a circuit that allows a non-inverting amplifier to have its' offset and gain to be independently trimmed. The MCP4021 is used along with resistors R1 and R2 to set the offset voltage. The sum of R1 + R2 resistance should be significantly greater (> 100 times) the resistance value of the MCP4021. This allows each increment or decrement in the MCP4021 to be a fine adjustment of the offset voltage. The input voltage of the op amp (V_{IN}) should be centered at the op amps V_W voltage. The gain is adjusted by the MCP4022. If the resistance value of the MCP4022 is small compared to the resistance value of R3, then this is a fine adjustment of the gain. If the resistance value of the MCP4022 is equal (or large) compared to the resistance value of R3, then this is a course adjustment of the gain. In gerneral, trim the course adjustments first and then trim the fine adjustments.




FIGURE 8-3: Trimming Offset and Gain in an Inverting Amplifier.




FIGURE 8-4: Trimming Offset and Gain in a Non-Inverting Amplifier.




FIGURE 8-5: Programmable Filter.

8.3 Temperature Sensor Applications

Thermistors are resistors with very predictable variation with temperature. Thermistors are a popular sensor choice when a low-cost, temperature-sensing solution is desired. Unfortunately, thermistors have non-linear characteristics that are undesirable, typically requiring trimming in an application to achieve greater accuracy. There are several common solutions to trim and linearize thermistors. Figure 8-6 and Figure 8-7 are simple methods for linearizing a 3-terminal NTC thermistor. Both are simple voltage dividers using a Positive Temperature Coefficient (PTC) resistor (R₁) with a transfer function capable of compensating for the lineararity error in the Negative Temperature Coefficient (NTC) thermistor.

The circuit, illustrated by Figure 8-6, utilizes a digital rheostat for trimming the offset error caused by the thermistor's part-to-part variation. This solution puts the digital potentiometer's R_W into the voltage divider calculation. The MCP4021/2/3/4's R_{AB} temperature coefficient is 50 ppm (-20°C to +70°C). R_W 's error is substantially greater than R_{AB} 's error because R_W varies with V_{DD} , wiper setting and temperature. For the 50 $k\Omega$ devices, the error introduced by R_W is, in most cases, insignificant as long as the wiper setting is > 6. For the 2 $k\Omega$ devices, the error introduced by R_W is significant because it is a higher percentage of R_{WB} . For these reasons, the circuit illustrated in Figure 8-6 is not the most optimum method for "exciting" and linearizing a thermistor.




FIGURE 8-6: Thermistor Calibration using a Digital Potentiometer in a Rheostat Configuration.

The circuit illustrated by Figure 8-7 utilizes a digital potentiometer for trimming the offset error. This solution removes R_W from the trimming equation along with the error associated with R_W . R_2 is not required, but can be utilized to reduce the trimming "window" and reduce variation due to the digital potentiometer's R_{AB} part-to-part variability.




FIGURE 8-7: Thermistor Calibration using a Digital Potentiometer in a Potentiometer Configuration.

8.4 Wheatstone Bridge Trimming

Another common configuration to "excite" a sensor (such as a strain gauge, pressure sensor or thermistor) is the wheatstone bridge configuration. The wheatstone bridge provides a differential output instead of a single-ended output. Figure 8-8 illustrates a wheatstone bridge utilizing one to three digital potentiometers. The digital potentiometers in this example are used to trim the offset and gain of the wheatstone bridge.




FIGURE 8-8: Wheatstone Bridge Trimming.

9.0 DEVELOPMENT SUPPORT

9.1 Evaluation/Demonstration Boards

Currently there are three boards that are available that can be used to evaluate the MCP4021/2/3/4 family of devices.

The MCP402X Digital Potentiomenter Evaluation Board kit (MCP402XEV) contains a simple demonstration board utilizing a PIC10F206, the MCP4021 and a blank PCB, which can be populated with any desired MCP4021/2/3/4 device in a SOT-23-5, SOT-23-6 or 150 mil SOIC 8-pin package.

This board has two push buttons to control when the PIC[®] microcontroller generates MCP402X serial commands. The example firmware demonstrates the following commands:

- Increment
- Decrement
- High-Voltage Increment and Enable WiperLock Technology
- High-Voltage Decrement and Enable WiperLock Technology
- High-Voltage Increment and Disable WiperLock Technology
- High-Voltage Decrement and Disable WiperLock Technology

The populated board (with the MCP4021) can be used to evaluate the other MCP402X devices by appropriately jumpering the PCB pads.

- The SOT-23-5/6 Evaluation Board (VSUPEV2) can be used to evaluate the characteristics of the MCP4022, MCP4023 and MCP4024 devices.
- The 8-pin SOIC/MSOP/TSSOP/DIP Evaluation Board (SOIC8EV) can be used to evaluate the characteristics of the MCP4021 device in either the SOIC or MSOP package.
- 4. The MCP4XXX Digital Potentiometer Daughter Board allows the system designer to quickly evaluate the operation of Microchip Technology's MCP42XXX and MCP402X Digital Potentiometers. The board supports two MCP42XXX devices and an MCP402X device, which can be replaced with an MCP401X device.


The board also has a voltage doubler device (TC1240A), which can be used to show the WiperLock™ Technology feature of the MCP4021.

These boards may be purchased directly from the Microchip web site at www.microchip.com.

10.0 PACKAGING INFORMATION

10.1 Package Marking Information

5-Lead SOT-23 (MCP4024)









Part Number	Code
MCP4024T-202E/OT	DPNN
MCP4024T-502E/OT	DQNN
MCP4024T-103E/OT	DRNN
MCP4024T-503E/OT	DSNN

Note: Applies to 5-Lead SOT-23

6-Lead SOT-23 (MCP4022 / MCP4023)



Example:



Part Number	Code			
Part Number	MCP402 2	MCP402 <u>3</u>		
MCP402 <u>x</u> T-202E/CH	BANN	BENN		
MCP402 <u>x</u> T-502E/CH	BBNN	BFNN		
MCP402 <u>x</u> T-103E/CH	BCNN	BGNN		
MCP402 <u>x</u> T-503E/CH	BDNN	BHNN		

Note: Applies to 6-Lead SOT-23

Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)


can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available


characters for customer-specific information.

Package Marking Information

8-Lead DFN (2x3) (MCP4021)



Example:



Part Number	Code
MCP4021T-202E/MC	AAA
MCP4021T-502E/MC	AAB
MCP4021T-103E/MC	AAC
MCP4021T-503E/MC	AAD

Note: Applies to 8-Lead DFN


8-Lead MSOP (MCP4021)








8-Lead SOIC (150 mil) (MCP4021)







Part Nu	Code	
8L-MSOP	Code	
MCP4021-202E/MS	MCP4021-202E/SN	22
MCP4021-502E/MS	MCP4021-502E/SN	52
MCP4021-103E/MS	MCP4021-103E/SN	13
MCP4021-503E/MS	MCP4021-503E/SN	53

Legend: XX...X Customer-specific information

Υ Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note:

5-Lead Plastic Small Outline Transistor (OT) (SOT-23)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		INCHES*		M			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		5			5	
Pitch	р		.038			0.95	
Outside lead pitch (basic)	p1		.075			1.90	
Overall Height	Α	.035	.046	.057	0.90	1.18	1.45
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30
Standoff	A1	.000	.003	.006	0.00	0.08	0.15
Overall Width	E	.102	.110	.118	2.60	2.80	3.00
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75
Overall Length	D	.110	.116	.122	2.80	2.95	3.10
Foot Length	L	.014	.018	.022	0.35	0.45	0.55
Foot Angle	f	0	5	10	0	5	10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.014	.017	.020	0.35	0.43	0.50
Mold Draft Angle Top	а	0	5	10	0	5	10
Mold Draft Angle Bottom	b	0	5	10	0	5	10

^{*} Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.


EIAJ Equivalent: SC-74A


Drawing No. C04-091


Revised 09-12-05


6-Lead Plastic Small Outline Transistor (CH) (SOT-23)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		INCHES*		N	IILLIMETERS	
Dimension Lim	its	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		6			6	
Pitch	р		038 BSC		(0.95 BSC	
Outside lead pitch	p1		075 BSC		,	1.90 BSC	
Overall Height	Α	.035	.046	.057	0.90	1.18	1.45
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30
Standoff	A1	.000	.003	.006	0.00	0.08	0.15
Overall Width	E	.102	.110	.118	2.60	2.80	3.00
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75
Overall Length	D	.110	.116	.122	2.80	2.95	3.10
Foot Length	L	.014	.018	.022	0.35	0.45	0.55
Foot Angle	ф	0	5	10	0	5	10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.014	.017	.020	0.35	0.43	0.50
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

^{*} Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M


JEITA (formerly EIAJ) equivalent: SC-74A

Drawing No. C04-120

Revised 09-12-05

8-Lead Plastic Dual-Flat No-Lead Package (MC) 2x3x0.9 mm Body (DFN) - Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D		2.00 BSC		
Overall Width	E		3.00 BSC		
Exposed Pad Length	D2	1.30	_	1.75	
Exposed Pad Width	E2	1.50	_	1.90	
Contact Width	b	0.18	0.25	0.30	
Contact Length §	L	0.30	0.40	0.50	
Contact-to-Exposed Pad §	K	0.20	_	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. § Significant Characteristic
- 4. Package is saw singulated
- 5. Dimensioning and tolerancing per ASME Y14.5M $\,$


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-123, Sept. 8, 2006

8-Lead Plastic Micro Small Outline Package (MS) (MSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Number of Pins N			
Pitch	е		0.65 BSC	
Overall Height	Α	_	_	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	_	0.15
Overall Width	E	4.90 BSC		
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	_	8°
Lead Thickness	С	0.08	_	0.23
Lead Width	b	0.22	_	0.40

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-111, Sept. 8, 2006

8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.050			1.27		
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75	
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55	
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25	
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20	
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99	
Overall Length	D	.189	.193	.197	4.80	4.90	5.00	
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51	
Foot Length	L	.019	.025	.030	0.48	0.62	0.76	
Foot Angle	ф	0	4	8	0	4	8	
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25	
Lead Width	В	.013	.017	.020	0.33	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

^{*} Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012

Drawing No. C04-057

[§] Significant Characteristic

APPENDIX A: REVISION HISTORY

Revision E (December 2006)

- Added device designators in conditions column to associate units (MHz) in Bandwidth -3 dB parameter in AC/DC Characteristics table
- Added device designations in conditions column for R-INL and R-DNL specifications.
- Added disclaimers to package outline drawings.

Revision D (October 2006)

- Changed the EEPROM write cycle time (T_{WC}) from a maximum of 5 ms to a maximum of 10 ms (overvoltage and temperature) with a typical of 5 ms
- For the 10 kΩ device, the rheostat differential non-linearity specification at 2.7V was changed from ±0.5 LSb to ±1.0 LSb
- Figure 2-9 in Section 2.0 "Typical Performance Curves" was updated with the correct data.
- Added Figure 2-48 for -3 db Bandwidth information.
- · Updated available Development Tools.
- · Added disclaimer to package outline drawings.

Revision C (November 2005)

- Enhanced Descriptions
- · Reordered Sections
- · Added 8-lead MSOP and DFN packages

Revision B (April 2005)

- Updated part numbers in Product Identification Section (PIS)
- · Added Appendix A: Revision History

Revision A (April 2005)

· Original Release of this Document

MCP4021/2/3/4

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. XX Device Resist Vers	── ance Temperatu	/XX ure Package	a) b) c) d) e)	Amples: MCP4021-103E/MS: 10 kΩ, 8-LD MSOP MCP4021-103E/SN: 10 kΩ, 8-LD SOIC MCP4021T-103E/MC: T/R, 10 kΩ, 8-LD DFN MCP4021T-103E/MS: T/R, 10 kΩ, 8-LD MSOP MCP4021T-103E/SN: T/R, 10 kΩ, 8-LD SOIC
Device:	MCP4021T: (COMPANIES OF COMPANIES OF COMPANI	Single Potentiometer with U\(\bar{D}\) Interface Single Potentiometer with U\(\bar{D}\) Interface Tape and Reel) (SOIC, MSOP) Single Rheostat with U\(\bar{D}\) interface Single Rheostat with U\(\bar{D}\) interface Tape and Reel) (SOT-23-6) Single Potentiometer to GND with U\(\bar{D}\) interface Single Potentiometer to GND with U\(\bar{D}\) interface (Tape and Reel) (SOT-23-6) Single Rheostat to GND with U\(\bar{D}\) interface Single Rheostat to GND with U\(\bar{D}\) interface Single Rheostat to GND with U\(\bar{D}\) interface (Tape and Reel) (SOT-23-5)	f) g) h) i) j) k) l) m) n) o) p) q) r) s)	MCP4021-202E/MS: 2.1 kΩ, 8-LD MSOP MCP4021-202E/SN: 2.1 kΩ, 8-LD SOIC MCP4021T-202E/MC: T/R, 2.1 kΩ, 8-LD DFN MCP4021T-202E/MS: T/R, 2.1 kΩ, 8-LD MSOP MCP4021T-202E/SN: 5 kΩ, 8-LD MSOP MCP4021-502E/MS: 5 kΩ, 8-LD SOIC MCP4021T-502E/MC: T/R, 5 kΩ, 8-LD DFN MCP4021T-502E/MS: T/R, 5 kΩ, 8-LD MSOP MCP4021T-502E/MS: T/R, 5 kΩ, 8-LD MSOP MCP4021T-503E/MS: T/R, 5 kΩ, 8-LD MSOP MCP4021T-503E/MS: 50 kΩ, 8-LD MSOP MCP4021T-503E/MS: T/R, 50 kΩ, 8-LD DFN MCP4021T-503E/MS: T/R, 50 kΩ, 8-LD DFN MCP4021T-503E/MS: T/R, 50 kΩ, 8-LD MSOP MCP4021T-503E/MS: T/R, 50 kΩ, 8-LD SOIC
Resistance Version:	$202 = 2.1 \text{ k}\Omega$ $502 = 5 \text{ k}\Omega$ $103 = 10 \text{ k}\Omega$ $503 = 50 \text{ k}\Omega$		a) b) c) d)	$ \begin{array}{lll} \text{MCP4022T-202E/CH} & 2.1 \text{ k}\Omega, \text{ 6-LD SOT-23} \\ \text{MCP4022T-502E/CH} & 5 \text{ k}\Omega, \text{ 6-LD SOT-23} \\ \text{MCP4022T-103E/CH} & 10 \text{ k}\Omega, \text{ 6-LD SOT-23} \\ \text{MCP4022T-503E/CH} & 50 \text{ k}\Omega, \text{ 6-LD SOT-23} \\ \end{array} $
Temperature Range:	E = -40°C to +125°C		a) b) c) d)	c) MCP4023T-103E/CH 10 kΩ, 6-LD SOT-23
Package:	CH = Plastic Small Outline Transistor, 6-lead MC = Plastic Dual Flat No Lead (2x3x0.9 mm), 8-lead MS = Plastic MSOP, 8-lead SN = Plastic SOIC, (150 mil Body), 8-lead OT = Plastic Small Outline Transistor, 5-lead		a) b) c) d)	MCP4024T-202E/OT 2.1 kΩ, 5-LD SOT-23 MCP4024T-502E/OT 5 kΩ, 5-LD SOT-23 MCP4024T-103E/OT 10 kΩ, 5-LD SOT-23 MCP4024T-503E/OT 50 kΩ, 5-LD SOT-23

MCP4021/2/3/4

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, Keeloq, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon

Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870

Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870

Fax: 65-6334-8850
Taiwan - Hsin Chu

Tel: 886-3-572-9526

Fax: 886-3-572-6459 **Taiwan - Kaohsiung**

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok

Tel: 66-2-694-1351

Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 UK - Wokingham

Tel: 44-118-921-5869 Fax: 44-118-921-5820

12/08/06