

32-Tap Digitally Programmable Potentiometer (DPP™) with Buffered Wiper



FEATURES

- 32-position linear taper potentiometer
- Non-volatile EEPROM wiper storage; buffered wiper
- Low power CMOS technology
- Single supply operation: 2.5V-6.0V
- Increment up/down serial interface
- Resistance values: 10kΩ, 50kΩ and 100kΩ
- Available in PDIP, SOIC, TSSOP and MSOP packages

APPLICATIONS

- Automated product calibration
- Remote control adjustments
- Offset, gain and zero control
- Tamper-proof calibrations
- Contrast, brightness and volume controls
- Motor controls and feedback systems
- Programmable analog functions

For Ordering Information details, see page 10.


DESCRIPTION


The CAT5112 is a single digitally programmable potentiometer (DPP™) designed as a electronic replacement for mechanical potentiometers. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment.

The CAT5112 contains a 32-tap series resistor array connected between two terminals R_H and R_L. An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper, R_{WB}. The CAT5112 wiper is buffered by an op amp that operates rail to rail. The wiper setting, stored in non-volatile memory, is not lost when the device is powered down and is automatically recalled when power is returned. The wiper can be adjusted to test new system values without effecting the stored Wiper-control of the CAT5112 accomplished with three input control pins, \overline{CS} , U/\overline{D} , and INC. The INC input increments the wiper in the direction which is determined by the logic state of the U/D input. The CS input is used to select the device and also store the wiper position prior to power down.

The digitally programmable potentiometer can be used as a buffered voltage divider. For applications where the potentiometer is used as a 2-terminal variable resistor, please refer to the CAT5114. The buffered wiper of the CAT5112 is not compatible with that application.

FUNCTIONAL DIAGRAM





Electronic Potentiometer Implementation



PIN CONFIGURATION

PDIP 8-Lead (L) SOIC 8 Lead (V) MSOP 8 Lead (Z)

\overline{INC}	1	8	V_{CC}
U/D	2	7	cs
R_{H}		6	R_{L}
GND	4	5	R_{WB}

TSSOP 8 Lead (Y)

$\overline{\text{cs}}$	1	8	R_{L}
$V_{\text{CC}} \\$	2	7	R_{WB}
\overline{INC}	3	6	GND
U/D	4	5	R_{H}

PIN DESCRIPTION

INC: Increment Control Input

The $\overline{\text{INC}}$ input (on the falling edge) moves the wiper in the up or down direction determined by the condition of the U/ $\overline{\text{D}}$ input.

U/D: Up/Down Control Input

The U/ \overline{D} input controls the direction of the wiper movement. When in a high state and \overline{CS} is low, any high-to-low transition on \overline{INC} will cause the wiper to move one increment toward the R_H terminal. When in a low state and \overline{CS} is low, any high-to-low transition on \overline{INC} will cause the wiper to move one increment towards the R_L terminal.

R_H: High End Potentiometer Terminal

 R_{H} is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the R_{L} terminal. Voltage applied to the R_{H} terminal cannot exceed the supply voltage, V_{CC} or go below ground, GND.

R_{WB}: Wiper Potentiometer Terminal (Buffered)

 R_{WB} is the buffered wiper terminal of the potentiometer. Its position on the resistor array is controlled by the control inputs, \overline{INC} , $\overline{U/D}$ and \overline{CS} .

RL: Low End Potentiometer Terminal

 R_{L} is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less than the R_{H} terminal. Voltage applied to the R_{L} terminal cannot exceed the supply voltage, V_{CC} or go below ground, GND. R_{L} and R_{H} are electrically interchangeable.

CS: Chip Select

The chip select input is used to activate the control input of the CAT5112 and is active low. When in a

PIN DESCRIPTIONS

Name	Function
ĪNC	Increment Control
U/D	Up/Down Control
R _H	Potentiometer High Terminal
GND	Ground
R _{WB}	Buffered Wiper Terminal
R_L	Potentiometer Low Terminal
C S	Chip Select
V _{CC}	Supply Voltage

high state, activity on the \overline{INC} and U/\overline{D} inputs will not affect or change the position of the wiper.

DEVICE OPERATION

The CAT5112 operates like a digitally controlled potentiometer with R_{H} and R_{L} equivalent to the high and low terminals and R_{WB} equivalent to the mechanical potentiometer's wiper. There are 32 available tap positions including the resistor end points, R_{H} and R_{L} . There are 31 resistor elements connected in series between the R_{H} and R_{L} terminals. The wiper terminal is connected to one of the 32 taps and controlled by three inputs, $\overline{\text{INC}}$, U/D and $\overline{\text{CS}}$. These inputs control a five-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in nonvolatile memory using the INC and $\overline{\text{CS}}$ inputs.


With $\overline{\text{CS}}$ set LOW the CAT5112 is selected and will respond to the U/D and $\overline{\text{INC}}$ inputs. HIGH to LOW transitions on $\overline{\text{INC}}$ will increment or decrement the wiper (depending on the state of the U/D input and five-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transitions HIGH while the $\overline{\text{INC}}$ input is also HIGH. When the CAT5112 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored.

With INC set low, the CAT5112 may be deselected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.



OPERATION MODES

ĪNC	cs	U/D	Operation
High to Low	Low	High	Wiper toward R _H
High to Low	Low	Low	Wiper toward R _L
High	Low to High	Х	Store Wiper Position
Low	Low to High	Х	No Store, Return to Standby
Х	High	Х	Standby



ABSOLUTE MAXIMUM RATINGS(1)

Parameters	Ratings	Units
Supply Voltage		
V _{CC} to GND	-0.5 to +7V	V
Inputs		
CS to GND	-0.5 to V _{CC} +0.5	V
INC to GND	-0.5 to V _{CC} +0.5	V
U/D to GND	-0.5 to V _{CC} +0.5	V
R _H to GND	-0.5 to V _{CC} +0.5	V
R _L to GND	-0.5 to V _{CC} +0.5	V
R _{WB} to GND	-0.5 to V _{CC} +0.5	V

Parameters	Ratings	Units
Operating Ambient Temperature		
Commercial ('C' or Blank suffix)	0 to 70	°C
Industrial ('I' suffix)	-40 to +85	°C
Junction Temperature	+150	°C
Storage Temperature	-65 to 150	°C
Lead Soldering (10s max)	+300	°C

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Test Method	Min	Тур	Max	Units
$V_{ZAP}^{(2)}$	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			V
I _{LTH} ^{(2) (3)}	Latch-Up	JEDEC Standard 17	100			mA
T_DR	Data Retention	MIL-STD-883, Test Method 1008	100			Years
N _{END}	Endurance	MIL-STD-883, Test Method 1003	1,000,000			Stores

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = +2.5V to +6V unless otherwise specified

Power Supply

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V_{CC}	Operating Voltage Range		2.5	_	6	V
	I _{CC1} Supply Current (Increment)	$V_{CC} = 6V, f = 1MHz, I_{W} = 0$	_	_	200	μA
ICC1		$V_{CC} = 6V, f = 250kHz, I_W = 0$	_	_	100	μA
	Complex Compared (Marita)	Programming, V _{CC} = 6V	_	_	1000	μA
I _{CC2} Supply Current (Write)	V _{CC} = 3V	_	_	500	μA	
I _{SB1} ⁽³⁾	Supply Current (Standby)	$\overline{CS} = V_{CC} - 0.3V$ U/ \overline{D} , $\overline{INC} = V_{CC} - 0.3V$ or GND	_	75	150	μA

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- (2) This parameter is tested initially and after a design or process change that affects the parameter.
- (3) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V_{CC} + 1V
- (4) I_W = source or sink
- (5) These parameters are periodically sampled and are not 100% tested.



Logic Inputs

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{IH}	Input Leakage Current	$V_{IN} = V_{CC}$	_	_	10	μA
I _{IL}	Input Leakage Current	V _{IN} = 0V	_	_	-10	μA
V _{IH1}	TTL High Level Input Voltage	4.5V ≤ V _{CC} ≤ 5.5V	2	_	V _{CC}	V
V _{IL1}	TTL Low Level Input Voltage	$4.5V \leq V_{CC} \leq 5.5V$	0	_	0.8	V
V _{IH2}	CMOS High Level Input Voltage	25/2// 26//	V _{CC} x 0.7	_	V _{CC} + 0.3	V
V _{IL2}	CMOS Low Level Input Voltage	2.5V ≤ V _{CC} ≤ 6V	-0.3	_	V _{CC} x 0.2	V

Potentiometer Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
		-10 Device		10		
R_{POT}	Potentiometer Resistance	-50 Device		50		kΩ
		-00 Device		100		
	Pot. Resistance Tolerance				±20	%
V_{RH}	Voltage on R _H pin		0		V_{CC}	V
V_{RL}	Voltage on R _L pin		0		V_{CC}	V
	Resolution			1		%
INL	Integral Linearity Error	I _W ≤ 2μA		0.5	1	LSB
DNL	Differential Linearity Error	I _W ≤ 2μA		0.25	0.5	LSB
R _{OUT}	Buffer Output Resistance	$0.05V_{CC} \le V_{WB} \le 0.95V_{CC},$ $V_{CC} = 5V$			1	Ω
I _{оит}	Buffer Output Current	$0.05V_{CC} \le V_{WB} \le 0.95V_{CC},$ $V_{CC} = 5V$			3	mA
TC _{RPOT}	TC of Pot Resistance			300		ppm/°C
TC _{RATIO}	Ratiometric TC			20		ppm/°C
C _{RH} /C _{RL} /C _{RW}	Potentiometer Capacitances			8/8/25		pF
fc	Frequency Response	Passive Attenuator, 10kΩ		1.7		MHz
V _{WB(SWING)}	Output Voltage Range	$I_{OUT} \le 100 \mu A$, $V_{CC} = 5V$	0.01V _{CC}		0.99V _{CC}	



AC CONDITIONS OF TEST


V _{CC} Range	2.5V ≤ V _{CC} ≤ 6V
Input Pulse Levels	$0.2V_{CC}$ to $0.7V_{CC}$
Input Rise and Fall Times	10ns
Input Reference Levels	0.5V _{CC}

AC OPERATING CHARACTERISTICS

 V_{CC} = +2.5V to +6.0V, V_{H} = V_{CC} , V_{L} = 0V, unless otherwise specified

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Units
t _{CI}	CS to INC Setup	100	_	_	ns
t _{DI}	U/D to INC Setup	50	_	_	ns
t _{ID}	U/D to INC Hold	100	_	_	ns
t _{IL}	INC LOW Period	250	_	_	ns
t _{IH}	INC HIGH Period	250	_	_	ns
t _{IC}	INC Inactive to CS Inactive	1	_	_	μs
t _{CPH}	CS Deselect Time (NO STORE)	100	_	_	ns
t _{CPH}	CS Deselect Time (STORE)	10	_	_	ms
t _{IVV}	INC to V _{OUT} Change	_	1	5	μs
t _{CYC}	INC Cycle Time	1	_	_	μs
$t_R, t_F^{(2)}$	INC Input Rise and Fall Time	_	_	500	μs
t _{PU} ⁽²⁾	Power-up to Wiper Stable	_	_	1	ms
t _{WR}	Store Cycle	_	5	10	ms

A.C. TIMING





- (1) Typical values are for $T_A = 25$ °C and nominal supply voltage.
- (2) This parameter is periodically sampled and not 100% tested.
- (3) MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.




PACKAGE OUTLINES

PDIP 8-LEAD (300MIL) (L)








SYMBOL	MIN	NOM	MAX
Α			4.57
A1	0.38		
A2	3.05		3.81
b	0.36	0.46	0.56
b2	1.14		1.77
С	0.21	0.26	0.35
D	9.02		10.16
E	7.62	7.87	8.25
E1	6.09	6.35	7.11
е		2.54 BSC	
eB	7.87		9.65
L	2.92		3.81


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC Standard MS001.
- (3) Dimensioning and tolerancing per ANSI Y14.5M-1982



SOIC 8-LEAD NARROW BODY (150MIL) (V)








SYMBOL	MIN	NOM	MAX
A1	0.10		0.25
Α	1.35		1.75
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
Θ1	0°		8°


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC Specification MS-012.



8-LEAD TSSOP (Y)








SYMBOL	MIN	NOM	MAX
Α			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
С	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.4	6.50
E1	4.30	4.40	4.50
е	0.65 BSC		
L	0.50	0.60	0.75
θ1	0.00		8.00


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC Standard MO-153



8-LEAD MSOP (Z)








SYMBOL	MIN	NOM	MAX
Α			1.1
A1	0.05	0.10	0.15
A2	0.75	0.85	0.95
b	0.28	0.33	0.38
С			
D	2.90	3.00	3.10
Е	4.80	4.90	5.00
E1	2.90	3.00	3.10
е		0.65 BSC	
L	0.35	0.45	0.55
L1			
L2			
θ	0°		6°

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC Specification MS-187.
- (3) Stand off height/coplanarity are considered as special characteristics.



EXAMPLE OF ORDERING INFORMATION



- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) This device used in the above example is a CAT5112VI-10-GT3 (SOIC, Industrial Temperature, 10kΩ, NiPdAu, Tape & Reel).
- (4) For Matte-Tin finish, contact factory.

ORDERING
PART NUMBER
CAT5112LI-10-G
CAT5112LI-50-G
CAT5112LI-00-G
CAT5112VI-10-G
CAT5112VI-50-G
CAT5112VI-00-G
CAT5112YI-10-G
CAT5112YI-50-G
CAT5112YI-00-G
CAT5112ZI-10-G
CAT5112ZI-50-G
CAT5112ZI-00-G

REVISION HISTORY

Date	Rev.	Reason
03/10/2007	J	Updated Potentiometer Parameters
03/29/2004	K	Change Green Package marking for SOIC from W to V
04/12/2004	L	Update Reel Ordering Information
06/04/2007	М	Add Package Outlines Update Example of Ordering Information Add MD- to the Document Number

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

Beyond Memory™, DPP™, EZDim™, LDD™, MiniPot™ and Quad-Mode™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000

Fax: 408.542.1200 www.catsemi.com

Document No: MD-2002

Revision: M Issue date: 06/04/07