

X93255

Dual Digitally Controlled Potentiometers (XDCPs™)

FN8187  
Rev 1.00  
February 4, 2008


The Intersil X93255 is a dual digitally controlled potentiometer (XDCP). The device consists of two resistor arrays, wiper switches, a control section, and nonvolatile memory. The wiper positions are controlled by individual Up/Down interfaces.

A potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network. The position of each wiper element is controlled by a set of independent  $\overline{CS}$ ,  $U/\overline{D}$ , and  $\overline{INC}$  inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

Each potentiometer is connected as a two-terminal variable resistor and can be used in a wide variety of applications including:

- Bias and gain control
- LCD Contrast Adjustment

**Pinout**



\*Do not connect.

**Features**


- Dual solid-state potentiometers
- Independent Up/Down interfaces
- 32 wiper tap points per potentiometer
  - Wiper position stored in nonvolatile memory and recalled on power-up
- 31 resistive elements per potentiometer
  - Temperature compensated
  - Maximum resistance tolerance  $\pm 25\%$
  - Terminal voltage, 0 to  $V_{CC}$
- Low power CMOS
  - $V_{CC} = 5V \pm 10\%$
  - Active current, 200 $\mu$ A typ.
  - Standby current, 4 $\mu$ A max
- High reliability
  - Endurance 200,000 data changes per bit
  - Register data retention, 100 years
- $R_{TOTAL}$  value = 50k $\Omega$
- Package
  - 14 Ld TSSOP

**Ordering Information**

PART NUMBER	PART MARKING	$V_{CC}$ LIMITS (V)	$R_{TOTAL}$ (k $\Omega$ )	TEMP RANGE ( $^{\circ}$ C)	PACKAGE	PKG DWG. #
X93255UV14I	X9325 5UVI	5 $\pm 10\%$	50	-40 to +85	14 Ld TSSOP	M14.173
X93255UV14IT1*	X9325 5UVI	5 $\pm 10\%$	50	-40 to +85	14 Ld TSSOP	M14.173

\* Please refer to TB347 for details on reel specifications.

## Block Diagram



## Pin Descriptions

TSSOP	SYMBOL	DESCRIPTION
1	DNC	Do Not Connect
2	R <sub>L1</sub>	Low Terminal 1
3	CS <sub>1</sub>	Chip Select 1
4	$\overline{\text{INC}}_2$	Increment 2
5	$\overline{\text{U/D}}_2$	Up/Down 2
6	R <sub>H2</sub>	High Terminal 2
7	V <sub>SS</sub>	Ground
8	DNC	Do Not Connect
9	R <sub>L2</sub>	Low Terminal 2
10	CS <sub>2</sub>	Chip Select 2
11	V <sub>CC</sub>	Supply Voltage
12	$\overline{\text{INC}}_1$	Increment 1
13	$\overline{\text{U/D}}_1$	Up/Down 1
14	R <sub>H1</sub>	High Terminal 1

**Absolute Maximum Ratings**

Voltage on  $\overline{CS}$ ,  $\overline{INC}$ ,  $U/\overline{D}$ ,  $R_H$ ,  $R_L$  and  $V_{CC}$   
 with respect to  $V_{SS}$  ..... -1V to +6.5V  
 Maximum resistor current ..... 2mA

**Thermal Information**

Temperature under bias ..... -65°C to +135°C  
 Storage temperature ..... -65°C to +150°C  
 Lead temperature (soldering 10s) ..... +300°C  
 Maximum reflow temperature (40s) ..... +240°C

**Recommended Operating Conditions**

Temperature Range  
 Industrial ..... -40°C to +85°C  
 Supply Voltage  
 $V_{CC}$  ..... .5V  $\pm$ 10% (Note 6)

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

1. Absolute linearity is utilized to determine actual wiper resistance vs expected resistance =  $(R_{H(n)}(\text{actual}) - R_{H(n)}(\text{expected})) = \pm 1 \text{ MI}$  Maximum.  $n = 1 \dots 29$  only
2. Relative linearity is a measure of the error in step size between taps =  $R_{H(n+1)} - [R_{H(n)} + \text{MI}] = \pm 0.5 \text{ MI}$ ,  $n = 1 \dots 29$  only.
3. 1 MI = Minimum Increment =  $R_{TOT}/31$ .
4. Typical values are for  $T_A = +25^\circ\text{C}$  and nominal supply voltage.
5. Limits established by characterization and are not production tested.
6. When performing multiple write operations,  $V_{CC}$  must not decrease by more than 150mV from its initial value.
7. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.

**Potentiometer Characteristics** Over recommended operating conditions, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS/NOTES	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
$R_{TOT}$	End-to-End Resistance		37.5	50	62.5	k $\Omega$
$V_R$	$R_H$ , $R_L$ Terminal Voltages		0		$V_{CC}$	V
	Power Rating	$R_{TOTAL} = 50\text{k}\Omega$ (Note 5)			1	m $\Omega$ (Note 6)
	Noise	Ref: 1kHz (Note 5)		-120		dBV (Note 6)
$R_W$	Wiper Resistance	(Note 5)			1000	$\Omega$
$I_W$	Wiper Current	(Note 5)			0.6	mA
	Resolution			3		%
	Absolute Linearity (Note 1)	$R_{H(n)}(\text{actual}) - R_{H(n)}(\text{expected})$			$\pm 1$	MI (Note 3)
	Relative Linearity (Note 2)	$R_{H(n+1)} - [R_{H(n)} + \text{MI}]$			$\pm 0.5$	MI (Note 3)
	$R_{TOTAL}$ Temperature Coefficient	(Notes 5)		$\pm 35$		ppm/ $^\circ\text{C}$
$C_H/C_L/C_W$	Potentiometer Capacitances	See "Circuit #2 SPICE Macro Model" on page 4		10/10/25		pF

**DC Operating Specifications** Over recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
I <sub>CC1</sub>	V <sub>CC</sub> Active Current (Increment) per DCP	$\overline{CS} = V_{IL}$ , $U/\overline{D} = V_{IL}$ or $V_{IH}$ and $\overline{INC} = 0.4V$ @ max. $t_{CYC}$		200	300	μA
I <sub>CC2</sub>	V <sub>CC</sub> Active Current (Store) (EEPROM Store) per DCP	$\overline{CS} = V_{IH}$ , $U/\overline{D} = V_{IL}$ or $V_{IH}$ and $\overline{INC} = V_{IH}$ @ max. $t_{WR}$			1400	μA
I <sub>SB</sub>	Standby Supply Current	$\overline{CS} = V_{CC} - 0.3V$ , $U/\overline{D}$ and $\overline{INC} = V_{SS}$ or $V_{CC} - 0.3V$			4	μA
I <sub>LI</sub>	CS	$\overline{VCS} = V_{CC}$			±1	μA
I <sub>LI</sub>	CS	$V_{CC} = 5V$ , $\overline{CS} = 0$	120	200	250	μA
I <sub>LI</sub>	$\overline{INC}$ , $U/\overline{D}$ Input Leakage Current	$V_{IN} = V_{SS}$ to $V_{CC}$			±1	μA
V <sub>IH</sub>	$\overline{CS}$ , $\overline{INC}$ , $U/\overline{D}$ Input HIGH Voltage		$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V
V <sub>IL</sub>	$\overline{CS}$ , $\overline{INC}$ , $U/\overline{D}$ Input LOW Voltage		-0.5		$V_{CC} \times 0.1$	V
C <sub>IN</sub> (Note 6)	$\overline{CS}$ , $\overline{INC}$ , $U/\overline{D}$ Input Capacitance	$V_{CC} = 5V$ , $V_{IN} = V_{SS}$ , $T_A = +25^\circ C$ , $f = 1MHz$ (Note 5)			10	pF


**Endurance and Data Retention**

PARAMETER	MIN	UNIT
Minimum endurance	200,000	Data changes per bit
Data retention	100	Years


**AC Conditions of Test**

Input pulse levels	0V to 5V
Input rise and fall times	10ns
Input reference levels	1.5V

**Test Circuit #1**




**Circuit #2 SPICE Macro Model**



**AC Operating Characteristics** Over recommended operating conditions unless otherwise specified. In the table,  $\overline{CS}$ ,  $\overline{INC}$ ,  $U/\overline{D}$ ,  $R_H$  and  $R_L$  are used to refer to either  $\overline{CS}_1$  or  $\overline{CS}_2$ , etc.

SYMBOL	PARAMETER	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
t <sub>CI</sub>	$\overline{CS}$ to $\overline{INC}$ Setup	100			ns
t <sub>ID</sub>	$\overline{INC}$ HIGH to $U/\overline{D}$ Change	100			ns
t <sub>DI</sub>	$U/\overline{D}$ to $\overline{INC}$ Setup	100			ns
t <sub>IL</sub>	$\overline{INC}$ LOW Period	1			μs
t <sub>IH</sub>	$\overline{INC}$ HIGH Period	1			μs
t <sub>IC</sub>	$\overline{INC}$ Inactive to $\overline{CS}$ Inactive	1			μs
t <sub>CPH</sub>	$\overline{CS}$ Deselect Time (No store)	250			ns
t <sub>CPH</sub>	$\overline{CS}$ Deselect Time (Store)	10			ms
t <sub>CYC</sub>	$\overline{INC}$ Cycle Time	2			μs
t <sub>R</sub> , t <sub>F</sub> (Note 5)	$\overline{INC}$ Input Rise and Fall Time			500	μs
t <sub>R</sub> V <sub>CC</sub> (Note 5)	V <sub>CC</sub> Power-up Rate	1		50	V/ms
t <sub>WR</sub>	Store cycle		5	10	ms

## AC Timing



Note:  $\overline{CS}$ ,  $\overline{INC}$ ,  $\overline{U/D}$ ,  $R_H$  and  $R_L$  are used to refer to either  $CS_1$  or  $CS_2$ , etc.

### Power-up and Power-down Requirements

There are no restrictions on the power-up or power-down conditions of  $V_{CC}$  and the voltages applied to the potentiometer pins provided that  $V_{CC}$  is always more positive than or equal to  $V_H$  and  $V_L$ , i.e.,  $V_{CC} \geq V_H, V_L$ . The  $V_{CC}$  ramp rate specification is always in effect.

### Pin Descriptions

#### $R_H$ and $R_L$

The  $R_H$  and  $R_L$  pins of the X93255 are equivalent to the end terminals of a variable resistor. The minimum voltage is  $V_{SS}$  and the maximum is  $V_{CC}$ . The terminology of  $R_H$  and  $R_L$  references the relative position of the terminal in relation to wiper movement direction selected by the  $\overline{U/D}$  input per potentiometer.

#### Up/Down ( $\overline{U/D}$ )

The  $\overline{U/D}$  input controls the direction of a single potentiometer's wiper movement and whether the counter is incremented or decremented.

#### Increment ( $\overline{INC}$ )

The  $\overline{INC}$  input is negative-edge triggered. Toggling  $\overline{INC}$  will move the wiper and either increment or decrement the pertaining potentiometer's counter in the direction indicated by the logic level on the pertaining potentiometer's  $\overline{U/D}$  input.

#### Chip Select ( $\overline{CS}$ )

A potentiometer is selected when the pertaining  $\overline{CS}$  input is LOW. Its current counter value is stored in nonvolatile memory when the pertaining  $\overline{CS}$  is returned HIGH while the pertaining  $\overline{INC}$  input is also HIGH. After the store operation is complete, the affected potentiometer will be placed in the low power standby mode until the potentiometer is selected once again.

### Principles of Operation

There are multiple sections for each potentiometer in the X93255: an input control, a counter and decode section; the nonvolatile memory; and a resistor array. Each input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions, the contents of the counter can be stored in nonvolatile memory and retained for future use. Each resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the connection at that point to the wiper. The wiper is connected to the  $R_L$  terminal, forming a variable resistor from  $R_H$  to  $R_L$ .

Each wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

If the wiper is moved several positions, multiple taps are connected to the wiper for up to  $10\mu s$ . The 2-terminal resistance value for the device can temporarily change by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory for each potentiometer. When power is restored, the contents of the memory are recalled and each wiper is set to the value last stored.

### Instructions and Programming

The  $\overline{INC}$ ,  $\overline{U/D}$  and  $\overline{CS}$  inputs control the movement of the pertaining wiper along the resistor array. With  $\overline{CS}$  set LOW, the pertaining potentiometer is selected and enabled to respond to the  $\overline{U/D}$  and  $\overline{INC}$  inputs. HIGH to LOW transitions on  $\overline{INC}$  will increment or decrement (depending on the state of the  $\overline{U/D}$  input) a 5-bit counter. The output of this counter is decoded to select one of thirty two wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever each  $\overline{CS}$  transitions HIGH while the pertaining  $\overline{INC}$  input is also HIGH. In order to avoid an accidental store during power-up, each  $\overline{CS}$  must go HIGH with  $V_{CC}$  during initial power-up. When left open, each  $\overline{CS}$  pin is internally pulled up to  $V_{CC}$  by an internal 30k resistor.

The system may select the X93255, move any wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as previously described and once the new position is reached, the system must keep  $\overline{INC}$  LOW while taking  $\overline{CS}$  HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data. In order to recall the stored position of the wiper on power-up, the  $\overline{CS}$  pin must be held HIGH.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, or other system trim requirements.

The state of  $\overline{U/D}$  may be changed while  $\overline{CS}$  remains LOW. This allows the host system to enable the device and then move each wiper up and down until the proper trim is attained.


### Mode Selection

CS	INC	U/D	MODE
L		H	Wiper Up
L		L	Wiper Down
	H	X	Store Wiper Position
H	X	X	Standby Current
	L	X	No Store, Return to Standby
	L	H	Wiper Up (not recommended)
	L	L	Wiper Down (not recommended)

### Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

**Thin Shrink Small Outline Plastic Packages (TSSOP)**



**M14.173**  
**14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.041	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
c	0.0035	0.0079	0.09	0.20	-
D	0.195	0.199	4.95	5.05	3
E1	0.169	0.177	4.30	4.50	4
e	0.026 BSC		0.65 BSC		-
E	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	14		14		7
$\alpha$	0°	8°	0°	8°	-

**NOTES:**

- These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- "L" is the length of terminal for soldering to a substrate.
- "N" is the number of terminal positions.
- Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

Rev. 2 4/06

© Copyright Intersil Americas LLC 2005-2008. All Rights Reserved.  
 All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)