RENESAS

### NOT RECOMMENDED FOR NEW DESIGNS POSSIBLE SUBSTITUTE PRODUCT ISL22416, ISL22419, ISL95311, ISL95711

Low Noise/Low Power/SPI Bus Single Digitally Controlled (XDCP™) Potentiometer

FN8195 Rev.1.00 April 26, 2006

DATASHEET

### FEATURES

X9420

- Solid-State Potentiometer
- SPI Serial Interface
- Register Oriented Format
- Direct read/write/transfer wiper positions
  Store as many as four positions per potentiometer
- Power Supplies

 $-V_{CC} = 2.7V \text{ to } 5.5V$ -V+ = 2.7V to 5.5V

- Low Power CMOS
- -Standby current < 1µA
- High Reliability
  - -Endurance-100,000 data changes per bit per register
  - -Register data retention-100 years
- 8-bytes of Nonvolatile EEPROM Memory
- 10k $\Omega$  or 2.5k $\Omega$  Resistor Arrays
- Resolution: 64 Taps Each Pot
- 14 Ld TSSOP and 16 Ld SOIC Packages
- Pb-Free Plus Anneal Available (RoHS Compliant)


### DESCRIPTION

The X9420 integrates a single digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated microcircuit.

The digitally controlled potentiometer is implemented using 63 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and 4 nonvolatile Data Registers (DR0:DR3) that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array through the switches. Power-up recalls the contents of DR0 to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

### **BLOCK DIAGRAM**



# **Ordering Information**

PART NUMBER	PART MARKING	V <sub>CC</sub> LIMITS (V)	POTENTIOMETER ORGANIZATION (k)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
X9420WS16*	X9420WS	5 ±10%	10	0 to +70	16 Ld SOIC (300 mil)	M16.3
X9420WS16Z* (Note)	X9420WS Z			0 to +70	16 Ld SOIC (300 mil) (Pb-free)	M16.3
X9420WS16I*	X9420WS I			-40 to +85	16 Ld SOIC (300 mil)	M16.3
X9420WS16IZ* (Note)	X9420WS ZI			-40 to +85	16 Ld SOIC (300 mil) (Pb-free)	M16.3
X9420WV14*	X9420 W			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9420WV14Z* (Note)	X9420 WZ			0 to +70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X9420WV14I*	X9420 WI			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9420WV14IZ* (Note)	X9420 WZI			-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X9420YS16*	X9420YS		2.5	0 to +70	16 Ld SOIC (300 mil)	M16.3
X9420YS16Z* (Note)	X9420YS Z			0 to +70	16 Ld SOIC (300 mil) (Pb-free)	M16.3
X9420YS16I*	X9420YS I			-40 to +85	16 Ld SOIC (300 mil)	M16.3
X9420YS16IZ* (Note)	X9420YS ZI			-40 to +85	16 Ld SOIC (300 mil) (Pb-free)	M16.3
X9420YV14*	X9420 Y			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9420YV14Z* (Note)	X9420 YZ			0 to +70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X9420YV14I*	X9420 YI			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9420YV14IZ* (Note)	X9420 YZI			-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X9420WS16-2.7*	X9420WS F	2.7 to 5.5	10	0 to +70	16 Ld SOIC (300 mil)	M16.3
X9420WS16Z-2.7* (Note)	X9420WS ZF			0 to +70	16 Ld SOIC (300 mil) (Pb-free)	M16.3
X9420WS16I-2.7*	X9420WS G			-40 to +85	16 Ld SOIC (300 mil)	M16.3
X9420WS16IZ-2.7* (Note)	X9420WS ZG			-40 to +85	16 Ld SOIC (300 mil) (Pb-free)	M16.3
X9420WV14-2.7*	X9420 WF			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9420WV14Z-2.7* (Note)	X9420 WZF			0 to +70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X9420WV14I-2.7*	X9420 WG			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9420WV14IZ-2.7* (Note)	X9420 WZG			-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X9420YS16-2.7*	X9420YS F	2.7 to 5.5	2.5	0 to +70	16 Ld SOIC (300 mil)	M16.3
X9420YS16Z-2.7* (Note)	X9420YS ZF			0 to +70	16 Ld SOIC (300 mil) (Pb-free)	M16.3
X9420YS16I-2.7*	X9420YS G			-40 to +85	16 Ld SOIC (300 mil)	M16.3
X9420YS16IZ-2.7* (Note)	X9420YS ZG			-40 to +85	16 Ld SOIC (300 mil) (Pb-free)	M16.3
X9420YV14-2.7*	X9420 YF			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9420YV14Z-2.7* (Note)	X9420 YZF			0 to +70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X9420YV14I-2.7*	X9420 YG			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9420YV14IZ-2.7* (Note)	X9420 YZG			-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173

\*Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

### PIN DESCRIPTIONS

#### Host Interface Pins

#### Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

#### Serial Input

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the potentiometer and pot register are input on this pin. Data is latched by the rising edge of the serial clock.

### Serial Clock (SCK)

The SCK input is used to clock data into and out of the X9420.

### Chip Select (CS)

When  $\overline{CS}$  is HIGH, the X9420 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.  $\overline{CS}$  LOW enables the X9420, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on  $\overline{CS}$  is required prior to the start of any operation.

### Hold (HOLD)

HOLD is used in conjunction with the  $\overline{CS}$  pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, HOLD must be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times.

### Device Address (A<sub>0</sub>)

The address inputs is used to set the least significant bit of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9420. A maximum of 2 devices may occupy the SPI serial bus.

## Potentiometer Pins

## $V_H/R_H$ , $V_L/R_L$

The  $V_H/R_H$  and  $V_L/R_L$  input are equivalent to the terminal connections on either end of a mechanical potentiometer.

### V<sub>W</sub>/R<sub>W</sub>

The wiper output is equivalent to the wiper output of a mechanical potentiometer.

### Hardware Write Protect Input (WP)

The  $\overline{\text{WP}}$  pin when LOW prevents nonvolatile writes to the Data Registers. Writing to the Wiper Counter Register is not restricted.


### Analog Supplies (V+, V-)

The analog supplies V+, V- are the supply voltages for the XDCP analog section.

### System/Digital Supply (V<sub>CC</sub>)

 $V_{CC}$  is the supply voltage for the system/digital section.  $V_{SS}$  is the system ground.

### **PIN CONFIGURATION**





### **PIN NAMES**

Symbol	Description
SCK	Serial Clock
SI, SO	Serial Data
A0	Device Address
V <sub>H</sub> /R <sub>H</sub> , V <sub>L</sub> /R <sub>L</sub>	Potentiometer Pins (terminal equivalent)
V <sub>W</sub> /R <sub>W</sub>	Potentiometer Pins (wiper equivalent)
WP	Hardware Write Protection
HOLD	Serial Communication Pause
V+,V-	Analog Supplies
V <sub>CC</sub>	System Supply Voltage
V <sub>SS</sub>	System Ground
NC	No Connection

#### **PRINCIPLES OF OPERATION**

The X9420 is a highly integrated microcircuit incorporating a resistor array and associated registers and counter and the serial interface logic providing direct communication between the host and the XDCP potentiometer.

#### Serial Interface

The X9420 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK.  $\overline{CS}$  must be LOW and the HOLD and  $\overline{WP}$  pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

### **Array Description**

The X9420 is comprised of one resistor array containing 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer  $(V_H/R_H \text{ and } V_L/R_L \text{ inputs})$ .

At both ends of the array and between each resistor segment is a CMOS switch connected to the wiper  $(V_W/R_W)$  output. Within the individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches. The block diagram of the potentiometer is shown in Figure 1.

#### Wiper Counter Register (WCR)

The X9420 contains a Wiper Counter Register. The WCR can be envisioned as a 6-bit parallel and serial load counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/ Decrement instruction. Finally, it is loaded with the contents of its data register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9420 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down.

### **Data Registers**

The potentiometer has four 6-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the WCR. It should be noted all operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

### **Register Descriptions**

#### Table 1. Data Registers, (6-bit), Nonvolatile

0	0	D5	D4	D3	D2	D1	D0
(MSB	)						(LSB)

There are four 6-bit Data Registers associated with the potentiometer.


 - {D5~D0}: These bits are for general purpose Nonvolatile data storage or for storage of up to four different wiper values.

#### Table 2. Wiper Counter Register, (6-bit), Volatile

0	0	WP5	WP4	WP3	WP2	WP1	WP0
(MSB	)						(LSB)

 - {WP5~WP0}: These bits specify the wiper position of the potentiometer.

Figure 1. Detailed Potentiometer Block Diagram



### Write in Process

The contents of the Data Registers are saved to nonvolatile memory when the  $\overline{CS}$  pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command.

### INSTRUCTIONS


### Address/Identification (ID) Byte

The first byte sent to the X9420 from the host, following a  $\overline{CS}$  going HIGH to LOW, is called the Address or Identification byte. The most significant four bits of the slave address are a device type identifier, for the X9420 this is fixed as 0101[B] (refer to Figure 2).

The least significant bit in the ID byte selects one of two devices on the bus. The physical device address is defined by the state of the  $A_0$  input pin. The X9420 compares the serial data stream with the address input state; a successful compare of the address bit is required for the X9420 to successfully continue the command sequence. The  $A_0$  input can be actively driven by a CMOS input signal or tied to  $V_{CC}$  or  $V_{SS}$ .

The remaining three bits in the ID byte must be set to 110. The four high order bits of the instruction byte specify the operation. The next two bits ( $R_1$  and  $R_0$ ) select one of the four registers that is to be acted upon when a


Figure 2. Address/Identification Byte Format



### **Instruction Byte**

The next byte sent to the X9420 contains the instruction and register pointer information. The four most significant bits are the instruction. The next two bits point to one of four data registers. The format is shown below in Figure 3.

#### Figure 3. Instruction Byte Format



register oriented instruction is issued. The last two bits are defined as 0.



Two of the eight instructions are two bytes in length and end with the transmission of the instruction byte. These instructions are:

- <u>XFR Data Register to Wiper Counter Register</u> This instruction transfers the contents of one specified Data Register to the Wiper Counter Register.
- <u>XFR Wiper Counter Register to Data Register</u>—This instruction transfers the contents of the Wiper Counter Register to the specified associated Data Register.

The basic sequence of the two byte instructions is illustrated in Figure 4. These two-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by  $t_{WRL}$ . A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of  $t_{WR}$  to complete. The transfer can occur between the potentiometer and one of its associated registers.

Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9420; either between the host and one of the Data Registers or directly between the host and the WCR. These instructions are:

- <u>Read Wiper Counter Register</u>—read the current wiper position of the pot,
- <u>Write Wiper Counter Register</u>—change current wiper position of the pot,
- <u>Read Data Register</u>—read the contents of the selected data register;
- <u>Write Data Register</u>—write a new value to the selected data register.
- <u>Read Status</u>—This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

The sequence of these operations is shown in Figure 5 and Figure 6.

The final command is Increment/Decrement. It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse ( $t_{HIGH}$ ) while SI is HIGH, the selected wiper will move one resistor segment towards the  $V_H/R_H$  terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the  $V_L/R_L$  terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 7 and Figure 8.




Figure 4. Two-Byte Instruction Sequence








Figure 6. Three-Byte Instruction Sequence (Read)




Figure 7. Increment/Decrement Instruction Sequence





Figure 8. Increment/Decrement Timing Limits





## Table 3. Instruction Set

			In	stru	ction	Set			
Instruction	l <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	R <sub>1</sub>	R <sub>0</sub>			Operation
Read Wiper Counter Register	1	0	0	1	0	0	0	0	Read the contents of the Wiper Counter Register
Write Wiper Counter Register	1	0	1	0	0	0	0	0	Write new value to the Wiper Counter Register
Read Data Register	1	0	1	1	R <sub>1</sub>	R <sub>0</sub>	0	0	Read the contents of the Data Register pointed to by $R_1$ - $R_0$
Write Data Register	1	1	0	0	R <sub>1</sub>	R <sub>0</sub>	0	0	Write new value to the Data Register pointed to by $R_1$ - $R_0$
XFR Data Register to Wiper Counter Register	1	1	0	1	R <sub>1</sub>	R <sub>0</sub>	0	0	Transfer the contents of the Data Register pointed to by $R_1 - R_0$ to the Wiper Counter Register
XFR Wiper Counter Register to Data Register	1	1	1	0	R <sub>1</sub>	R <sub>0</sub>	0	0	Transfer the contents of the Wiper Counter Register to the Data Register pointed to by $R_1 - R_0$
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	0	0	Enable Increment/decrement of the Wiper Counter Register
Read Status (WIP bit)	0	1	0	1	0	0	0	1	Read the status of the internal write cycle, by check- ing the WIP bit.



#### Instruction Format

- **Notes:** (1) "A1 ~ A0": stands for the device addresses sent by the master.
  - (2) WPx refers to wiper position data in the Wiper Counter Register
  - "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
  - (3) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

### Read Wiper Counter Register (WCR)

CS			e ty tifie	•			vice esse			istri opc							(5		-	-		tion ) on		))	CS
Falling Edge	0	1	0	1	1	1	0	A 0	1	0	0	1	0	0	0	0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

### Write Wiper Counter Register (WCR)

CS			e ty tifie	•			vice esse			stru opc								(se	D nt b	ata y H	,		SI)		CS
Falling Edge	0	1	0	1	1	1	0	A 0	1	0	1	0	0	0	0	0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

#### Read Data Register (DR)

Read the contents of the Register pointed to by R1 - R0.

CS			e ty tifie	•			vice esse			strı opc				regi ddre			(5	sen	D t by	ata X9			SC	))	CS
Falling Edge	0	1	0	1	1	1	0	A 0	1	0	1	1	R 1	R 0	0	0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

### Write Data Register (DR)

Write a new value to the Register pointed to by R1 - R0.

CS	i		e ty itifie	•			/ice				ictio ode				iste esse			(se		ata by h			SI)			HIGH-VOLTAGE
Falling Edge	0	1	0	1	1	1	0	A 0	1	1	0	0	R 1	R 0	0	0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge	WRITE CYCLE

### Transfer Data Register (DR) to Wiper Counter Register (WCR)

Transfer the contents of the Register pointed to by R1 - R0 to the WCR.

CS Falling			e ty tifie	-		dev ddre				stru opc				regi ddre			CS Rising
Edge	0	1	0	1	1	1	0	A 0	1	1	0	1	R 1	R 0	0	0	Edge



## Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS Falling			e ty tifie	•		dev ddre				stru opc				0	ste esse		CS Rising	HIGH-VOLTAGE
Edge	0	1	0	1	1	1	0	A 0	1	1	1	0	R 1	R 0	0	0	Edge	WRITE CYCLE

# Increment/Decrement Wiper Counter Register (WCR)

CS Falling		evice den					/ice esse				uctio ode						(	-	-			-	nent SDA	.)	CS Rising
Edge	0	1	0	1	1	1	0	A 0	0	0	1	0	0	0	0	0	I/D	I/D		•	•	•	I/D	I/D	Edge

### **Read Status**

CS Falling			e ty itifie	•			/ice esse				uctio ode						(ទ	sent			By1 420		sc	))	
Falling Edge	0	1	0	1	1	1	0	A 0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	W I P	Rising Edge

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	;
Storage temperature65°C to +150°C	;
Voltage on SCK, SCL or any	
address input with respect to VSS1V to +7V	!
Voltage on V+ (referenced to V <sub>SS</sub> )10V	/
Voltage on V- (referenced to V <sub>SS</sub> )10V	/
(V+) - (V-)	/
Any V <sub>H</sub> /R <sub>H</sub> , V <sub>L</sub> /R <sub>L</sub> , V <sub>W</sub> /R <sub>W</sub> V- to V+	-
Lead temperature (soldering, 10s) 300°C	;
I <sub>W</sub> (10s)±6mA	١

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

Temp	Min.	Max.
Commercial	O°C	+70°C
Industrial	-40°C	+85°C

Device	Supply Voltage (V <sub>CC</sub> ) Limits
X9420	5V ± 10%
X9420-2.7	2.7V to 5.5V

#### ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

				Limits			
Symbol	Parameter		Min.	Тур.	Max.	Units	Test Conditions
R <sub>TOTAL</sub>	End to End Resistance				±20	%	
	Power Rating				50	mW	25°C, each pot
Iw	Wiper Current				±3	mA	
RW	Wiper Resistance			150	250	Ω	Wiper Current = $\pm$ 1mA, V+/V- = $\pm$ 3V
				40	100	Ω	Wiper Current = $\pm$ 1mA, V+/V- = $\pm$ 5V
Vv+	Voltage on V+ Pin	X9420	+4.5		+5.5	V	
		X9420-2.7	+2.7		+5.5		
Vv-	Voltage on V- Pin X9420		-5.5		-4.5	V	
		X9420-2.7	-5.5		-2.7		
V <sub>TERM</sub>	Voltage on any V <sub>H</sub> /R <sub>H</sub>	, V <sub>L</sub> /R <sub>L</sub> , V <sub>W</sub> /R <sub>W</sub>	V-		V+	V	
	Noise			-140		dBV	Ref: 1kHz
	Resolution <sup>(4)</sup>			1.6		%	See Note 5
	Absolute Linearity <sup>(1)</sup>				±1	MI <sup>(3)</sup>	V <sub>w(n)(actual)</sub> - V <sub>w(n)(expected)</sub>
	Relative Linearity <sup>(2)</sup>				±0.2	MI <sup>(3)</sup>	$V_{w(n + 1)} - [V_{w(n) + MI}]$
	Temperature Coefficient of R <sub>TOTAL</sub>			±300		ppm/°C	See Note 5
	Ratiometric Temperature Coefficient				±20	ppm/°C	See Note 5
$C_H/C_L/C_W$	Potentiometer Capacitances			10/10/25		pF	See Circuit #3
I <sub>AL</sub>	Rh, RI, Rw leakage cu	rrent		0.1	10	μA	Vin = V- to V+. Device is in stand-by mode.

Notes: (1) Absolute Linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

(2) Relative Linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

(3) MI = RTOT/63 or  $(V_H - V_I)/63$ , single pot.

(4) Typical = Individual array resolution.



### D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ICC1	V <sub>CC</sub> Supply Current (Active)			400	μA	f <sub>SCK</sub> = 2MHz, SO = Open, Other Inputs = V <sub>SS</sub>
ICC2	V <sub>CC</sub> Supply Current (Non-volatile Write)			1	mA	f <sub>SCK</sub> = 2MHz, SO = Open, Other Inputs = V <sub>SS</sub>
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby)			1	μA	$SCK = SI = V_{SS}$ , Addr. = $V_{SS}$
ILI	Input Leakage Current			10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
ILO	Output Leakage Current			10	μA	$V_{OUT} = V_{SS}$ to $V_{CC}$
VIH	Input HIGH Voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Input LOW Voltage	-0.5		V <sub>CC</sub> x 0.1	V	
V <sub>OL</sub>	Output LOW Voltage			0.4	V	I <sub>OL</sub> = 3mA

#### ENDURANCE AND DATA RETENTION

Parameter	Min.	Units
Minimum Endurance	100,000	Data Changes per Bit per Register
Data Retention	100	Years

#### CAPACITANCE

Symbol	Test	Max.	Units	Test Conditions
C <sub>OUT</sub> <sup>(5)</sup>	Output Capacitance (SO)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> <sup>(5)</sup>	Input Capacitance (A0, SI, and SCK)	6	pF	$V_{IN} = 0V$

### **POWER-UP TIMING**

Symbol	Parameter	Max.	Max.	Units
t <sub>PUR</sub> <sup>(6)</sup>	Power-up to Initiation of Read Operation	1	1	ms
<sup>t</sup> PUW <sup>(6)</sup>	Power-up to Initiation of Write Operation	5	5	ms
t <sub>R</sub> V <sub>CC</sub>	V <sub>CC</sub> Power-up Ramp	0.2	50	V/msec

POWER-UP REQUIREMENTS (Power-up sequencing can affect correct recall of the wiper registers)

The preferred power-on sequence is as follows: First V<sub>CC</sub>, then V+ and V-, and then the potentiometer pins, R<sub>H</sub>, R<sub>L</sub>, and R<sub>W</sub>. Voltage should not be applied to the potentiometer pins before V+ or V- is applied. The V<sub>CC</sub> ramp rate specification should be met, and any glitches or slope changes in the V<sub>CC</sub> line should be held to <100mV if possible. If V<sub>CC</sub> powers down, it should be held below 0.1V for more than 1 second before powering up again in order for proper wiper register recall. Also, V<sub>CC</sub> should not reverse polarity by more than 0.5V. Recall of wiper position will not be complete until V<sub>CC</sub>, V+ and V- reach their final value.

Notes: (5) This parameter is periodically sampled and not 100% tested.


(6) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time the third (last) power supply (V<sub>CC</sub>, V+ or V-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.



## A.C. TEST CONDITIONS

Input pulse levels	$V_{CC}$ x 0.1 to $V_{CC}$ x 0.9
Input rise and fall times	10ns
Input and output timing level	V <sub>CC</sub> x 0.5

### EQUIVALENT A.C. LOAD CIRCUIT



### AC TIMING

Symbol	Parameter	Min.	Max.	Units
<sup>f</sup> SCK	SSI/SPI Clock Frequency		2.0	MHz
tCYC	SSI/SPI Clock Cycle Time	500		ns
<sup>t</sup> WH	SSI/SPI Clock High Time	200		ns
twL	SSI/SPI Clock Low Time	200		ns
<sup>t</sup> LEAD	Lead Time	250		ns
<sup>t</sup> LAG	Lag Time	250		ns
t <sub>SU</sub>	SI, SCK, HOLD and CS Input Setup Time	50		ns
t <sub>H</sub>	SI, SCK, HOLD and CS Input Hold Time	50		ns
t <sub>RI</sub>	SI, SCK, HOLD and CS Input Rise Time		2	μs
t <sub>FI</sub>	SI, SCK, HOLD and CS Input Fall Time		2	μs
t <sub>DIS</sub>	SO Output Disable Time	0	500	ns
t <sub>V</sub>	SO Output Valid Time		100	ns
tно	SO Output Hold Time	0		ns
t <sub>RO</sub>	SO Output Rise Time		50	ns
t <sub>FO</sub>	SO Output Fall Time		50	ns
<sup>t</sup> HOLD	HOLD Time	400		ns
t <sub>HSU</sub>	HOLD Setup Time	100		ns
tнн	HOLD Hold Time	100		ns
<sup>t</sup> HZ	HOLD Low to Output in High Z		100	ns
t <sub>LZ</sub>	HOLD High to Output in Low Z		100	ns
ТI	Noise Suppression Time Constant at SI, SCK, $\overline{HOLD}$ and $\overline{CS}$ inputs		20	ns
t <sub>CS</sub>	CS Deselect Time	2		μs
twpasu	WP, A0 and A1 Setup Time	0		ns
<sup>t</sup> WPAH	WP, A0 and A1 Hold Time	0		ns

### **HIGH-VOLTAGE WRITE CYCLE TIMING**

Symbol	Parameter	Тур.	Max.	Units
<sup>t</sup> WR	High-voltage Write Cycle Time (Store Instructions)	5	10	ms

### **XDCP TIMING**

Symbol	Parameter	Min.	Max.	Units
tWRPO	Wiper Response Time After The Third (Last) Power Supply Is Stable		10	μs
twrl	Wiper Response Time After Instruction Issued (All Load Instructions)		10	μs
twrid	Wiper Response Time From An Active SCL/SCK Edge (Increment/Decrement Instruction)		450	ns


### SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance




## TIMING DIAGRAMS


## Input Timing




## **Output Timing**




## Hold Timing




XDCP Timing (for All Load Instructions)



**XDCP Timing (for Increment/Decrement Instruction)** 



Write Protect and Device Address Pins Timing







### **APPLICATIONS INFORMATION**

Electronic potentiometers provide three powerful application advantages: (1) the variability and reliability of a solidstate potentiometer, (2) the flexibility of computer-based digital controls, and (3) the retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data.

#### **Basic Configurations of Electronic Potentiometers**




Three terminal Potentiometer; Variable voltage divider




Two terminal Variable Resistor; Variable current

**Basic Circuits** 





# Thin Shrink Small Outline Plastic Packages (TSSOP)



#### NOTES:

- 1. These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)


#### M14.173

14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.041	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
С	0.0035	0.0079	0.09	0.20	-
D	0.195	0.199	4.95	5.05	3
E1	0.169	0.177	4.30	4.50	4
е	0.026	BSC	0.65	BSC	-
E	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
Ν	14		14		7
α	0 <sup>0</sup>	8 <sup>0</sup>	0 <sup>0</sup>	8 <sup>0</sup>	-

Rev. 2 4/06

# Small Outline Plastic Packages (SOIC)



#### NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

#### M16.3 (JEDEC MS-013-AA ISSUE C) 16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.0200	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.3977	0.4133	10.10	10.50	3
E	0.2914	0.2992	7.40	7.60	4
е	0.050 BSC		1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7
α	0°	8°	0°	8°	-

Rev. 1 6/05

© Copyright Intersil Americas LLC 2005-2006. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN8195 Rev.1.00 April 26, 2006

