100-tap Digital Potentiometer (POT) with Buffered Wiper

Description

The CAT5111 is a single digital POT designed as an electronic replacement for mechanical potentiometers. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment.

The CAT5111 contains a 100-tap series resistor array connected between two terminals R_H and R_L . An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper, R_{WB} . The CAT5111 wiper is buffered by an op amp that operates rail to rail. The wiper setting, stored in non-volatile memory, is not lost when the device is powered down and is automatically recalled when power is returned. The wiper can be adjusted to test new system values without effecting the stored setting. Wiper-control of the CAT5111 is accomplished with three input control pins, \overline{CS} , U/ \overline{D} , and \overline{INC} . The \overline{INC} input increments the wiper in the direction which is determined by the logic state of the U/ \overline{D} input. The \overline{CS} input is used to select the device and also store the wiper position prior to power down.

The digital POT can be used as a buffered voltage divider. For applications where the potentiometer is used as a 2-terminal variable resistor, please refer to the CAT5113. The buffered wiper of the CAT5111 is not compatible with that application.

Features

- 100-position Linear Taper Potentiometer
- Non-volatile EEPROM Wiper Storage; Buffered Wiper
- Low Power CMOS Technology
- Single Supply Operation: 2.5 V 6.0 V
- Increment Up/Down Serial Interface
- Resistance Values: $10 \text{ k}\Omega$, $50 \text{ k}\Omega$ and $100 \text{ k}\Omega$
- Available in PDIP, SOIC, TSSOP and MSOP Packages
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Automated Product Calibration
- Remote Control Adjustments
- Offset, Gain and Zero Control
- Tamper-proof Calibrations
- Contrast, Brightness and Volume Controls
- Motor Controls and Feedback Systems
- Programmable Analog Functions



ON Semiconductor®


http://onsemi.com






PDIP-8 L SUFFIX CASE 646AA TSSOP-8 Y SUFFIX CASE 948AL

PIN CONFIGURATIONS






PIN FUNCTION

Pin Name	Function	
INC	Increment Control	
U/D	Up/Down Control	
R _H	Potentiometer High Terminal	
GND	Ground	
R _{WB}	Buffered Wiper Terminal	
RL	Potentiometer Low Terminal	
CS	Chip Select	
V _{CC}	Supply Voltage	

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

DEVICE MARKING INFORMATION



R_{WB}

 R_L

Ş

R_{WB}

 R_L

Figure 2. Electronic Potentiometer Implementation

Control

and

Memory

Power On Recall

-D-GND

Figure 1. Functional Diagram

INC

CS

Pin Description

INC: Increment Control Input

The \overline{INC} input (on the falling edge) moves the wiper in the up or down direction determined by the condition of the U/ \overline{D} input.

U/D: Up/Down Control Input

The U/\overline{D} input controls the direction of the wiper movement. When in a high state and \overline{CS} is low, any high-to-low transition on \overline{INC} will cause the wiper to move one increment toward the R_H terminal. When in a low state and \overline{CS} is low, any high-to-low transition on \overline{INC} will cause the wiper to move one increment towards the R_L terminal.

$\mathbf{R}_{\mathbf{H}}$: High End Potentiometer Terminal

 $R_{\rm H}$ is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the $R_{\rm L}$ terminal. Voltage applied to the $R_{\rm H}$ terminal cannot exceed the supply voltage, $V_{\rm CC}$ or go below ground, GND.

R_{WB}: Wiper Potentiometer Terminal (Buffered)

 R_{WB} is the buffered wiper terminal of the potentiometer. Its position on the resistor array is controlled by the control inputs, \overline{INC} , U/\overline{D} and \overline{CS} .

R_L: Low End Potentiometer Terminal

 R_L is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less than the R_H terminal. Voltage applied to the R_L terminal cannot exceed the supply voltage, V_{CC} or go below ground, GND. R_L and R_H are electrically interchangeable.

CS: Chip Select

The chip select input is used to activate the control input of the CAT5111 and is active low. When in a high state, activity on the \overline{INC} and U/\overline{D} inputs will not affect or change the position of the wiper.

Device Operation

The CAT5111 operates like a digitally controlled potentiometer with R_H and R_L equivalent to the high and low terminals and R_{WB} equivalent to the mechanical potentiometer's wiper. There are 100 available tap positions including the resistor end points, R_H and R_L . There are 99 resistor elements connected in series between the R_H and R_L terminals. The wiper terminal is connected to one of the 100 taps and controlled by three inputs, \overline{INC} , U/\overline{D} and \overline{CS} . These inputs control a seven-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in nonvolatile memory using the \overline{INC} and \overline{CS} inputs.

With \overline{CS} set LOW the CAT5111 is selected and will respond to the U/ \overline{D} and \overline{INC} inputs. HIGH to LOW transitions on \overline{INC} will increment or decrement the wiper (depending on the state of the U/ \overline{D} input and seven-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the counter is stored in nonvolatile memory whenever \overline{CS} transitions HIGH while the \overline{INC} input is also HIGH. When the CAT5111 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored.

With \overline{INC} set low, the CAT5111 may be de-selected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.

Table 1. OPERATION MODES

INC	CS	U/D	Operation
High to Low	Low	High	Wiper toward R _H
High to Low	Low	Low	Wiper toward R _L
High	Low to High	х	Store Wiper Position
Low	Low to High	х	No Store, Return to Standby
Х	High	Х	Standby




Figure 3. Potentiometer Equivalent Circuit

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Supply Voltage V _{CC} to GND	–0.5 to +7	V
Inputs CS to GND	–0.5 to V _{CC} +0.5	V
INC to GND	–0.5 to V _{CC} +0.5	V
U/D to GND	–0.5 to V _{CC} +0.5	V
R _H to GND	–0.5 to V _{CC} +0.5	V
R _L to GND	–0.5 to V _{CC} +0.5	V
R _{WB} to GND	–0.5 to V _{CC} +0.5	V
Operating Ambient Temperature Commercial ('C' or Blank suffix)	0 to 70	°C
Industrial ('I' suffix)	-40 to +85	°C
Junction Temperature	+150	°C
Storage Temperature	–65 to 150	°C
Lead Soldering (10 s max)	+300	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. RELIABILITY CHARACTERISTICS

Symbol	Parameter	Test Method	Min	Тур	Max	Units
V _{ZAP} (Note 1)	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			V
I _{LTH} (Notes 1, 2)	Latch-Up	JEDEC Standard 17	100			mA
T _{DR}	Data Retention	MIL-STD-883, Test Method 1008	100			Years
N _{END}	Endurance	MIL-STD-883, Test Method 1003	1,000,000			Stores

This parameter is tested initially and after a design or process change that affects the parameter.
 Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to V_{CC} + 1 V

Table 4. DC ELECTRICAL CHARACTERISTICS (V_{CC} = +2.5 V to +6 V unless otherwise specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER SUPPL	Y		•			
V _{CC}	Operating Voltage Range		2.5	-	6	V
I _{CC1}	Supply Current (Increment)	$V_{CC} = 6 V, f = 1 MHz, I_W = 0$	-	-	200	μΑ
		V _{CC} = 6 V, f = 250 kHz, I _W = 0	-	-	100	μA
I _{CC2}	Supply Current (Write)	Programming, V _{CC} = 6 V	-	-	1000	μA
		V _{CC} = 3 V	-	-	500	μA
I _{SB1} (Note 4)	Supply Current (Standby)	$\frac{\overline{CS}}{U/\overline{D}} = \frac{V_{CC}}{INC} = V_{CC} - 0.3 \text{ V}$	-	75	150	μΑ
LOGIC INPUTS						•
I _{IH}	Input Leakage Current	V _{IN} = V _{CC}	-	-	10	μA
IIL	Input Leakage Current	V _{IN} = 0 V	-	-	-10	μA
V _{IH1}	TTL High Level Input Voltage	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 5.5~\textrm{V}$	2	-	V _{CC}	V
V _{IL1}	TTL Low Level Input Voltage		0	-	0.8	V
V _{IH2}	CMOS High Level Input Voltage	$2.5 \text{ V} \le \text{V}_{\text{CC}} \le 6 \text{ V}$	V _{CC} x 0.7	-	V _{CC} + 0.3	V
V _{IL2}	CMOS Low Level Input Voltage		-0.3	-	V _{CC} x 0.2	V
POTENTIOMET	ER CHARACTERISTICS					-
R _{POT}	Potentiometer Resistance	-10 Device		10		kΩ
		-50 Device		50		1
		-00 Device		100		
	Pot. Resistance Tolerance				±20	%
V _{RH}	Voltage on R _H pin		0		V _{CC}	V
V _{RL}	Voltage on R _L pin		0		V _{CC}	V
	Resolution			1		%
INL	Integral Linearity Error	I _W ≤ 2 μA		0.5	1	LSB
DNL	Differential Linearity Error	I _W ≤ 2 μA		0.25	0.5	LSB
R _{OUT}	Buffer Output Resistance	$\begin{array}{l} 0.05 \; V_{CC} \leq V_{WB} \leq 0.95 \; V_{CC}, \\ V_{CC} = 5 \; V \end{array}$			1	Ω
I _{OUT}	Buffer Output Current	$\begin{array}{l} 0.05 \; V_{\mathrm{CC}} \leq V_{\mathrm{WB}} \leq 0.95 \; V_{\mathrm{CC}}, \\ V_{\mathrm{CC}} = 5 \; V \end{array}$			3	mA
TC _{RPOT}	TC of Pot Resistance		1	300		ppm/°C
TC _{RATIO}	Ratiometric TC		1		20	ppm/°C
C _{RH} /C _{RL} /C _{RW}	Potentiometer Capacitances		1	8/8/25		pF
fc	Frequency Response	Passive Attenuator, 10 k Ω	1	1.7		MHz
V _{WB(SWING)}	Output Voltage Range	I _{OUT} ≤ 100 μA, V _{CC} = 5 V	0.01 V _{CC}		0.99 V _{CC}	

This parameter is tested initially and after a design or process change that affects the parameter.
 Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to V_{CC} + 1 V
 I_W = source or sink
 These parameters are periodically sampled and are not 100% tested.

Table 5. AC TEST CONDITIONS

V _{CC} Range	$2.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 6~\textrm{V}$
Input Pulse Levels	0.2 V_{CC} to 0.7 V_{CC}
Input Rise and Fall Times	10 ns
Input Reference Levels	0.5 V _{CC}

Table 6. AC OPERATING CHARACTERISTICS (V_{CC} = +2.5 V to +6.0 V, V_{H} = V_{CC} , V_{L} = 0 V, unless otherwise specified)

Symbol	Parameter	Min	Typ (Note 7)	Max	Units
t _{CI}	CS to INC Setup	100	-	-	ns
t _{DI}	U/D to INC Setup	50	-	-	ns
t _{ID}	U/D to INC Hold	100	-	-	ns
t _{IL}	INC LOW Period	250	-	-	ns
t _{IH}	INC HIGH Period	250	-	-	ns
t _{IC}	INC Inactive to CS Inactive	1	-	-	μs
t _{CPH}	CS Deselect Time (NO STORE)	100	-	-	ns
t _{CPH}	CS Deselect Time (STORE)	10	-	-	ms
t _{IW}	INC to V _{OUT} Change	-	1	5	μs
t _{CYC}	INC Cycle Time	1	-	-	μs
t _R , t _F (Note 8)	INC Input Rise and Fall Time	-	-	500	μs
t _{PU} (Note 8)	Power-up to Wiper Stable	_	-	1	ms
t _{WR}	Store Cycle	_	5	10	ms

7. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage. 8. This parameter is periodically sampled and not 100% tested.

9. MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.




Figure 4. A.C. Timing

APPLICATIONS INFORMATION






Figure 5. Potentiometer Configuration

Applications





 $C = 0.01 \ \mu F = 0.003 \ \mu F = 0.003 \ \mu F = 0.01 \ \mu F$

R-

5

 R_2

3

 R_B

(1)

pR_{POT}

-p)R_{POT}

+5 V

лπ.

3

555

Figure 7. Programmable Sq. Wave Oscillator (555)








Figure 8. Sensor Auto Referencing Circuit

























Table 7. ORDERING INFORMATION

Orderable Part Number	Resistance (k Ω)	Lead Finish	Package-Pins	Shipping [†]
CAT5111LI-10-G	10			
CAT5111LI-50-G	50	NiPdAu	PDIP-8 (Pb-Free)	50 Units / Tube
CAT5111LI-00-G	100		(* = * * = =)	
CAT5111VI-10-GT3	10			
CAT5111VI-50-GT3	50	NiPdAu	SOIC-8 (Pb-Free)	3000 / Tape & Reel
CAT5111VI-00-GT3	100			
CAT5111YI-10-GT3	10			
CAT5111YI-50-GT3	50	NiPdAu	TSSOP-8 (Pb-Free)	3000 / Tape & Reel
CAT5111YI-00-GT3	100		(* = * * = =)	
CAT5111ZI-10-T3	10			
CAT5111ZI-50-T3	50	Matte-Tin	MSOP-8 (Pb-Free)	3000 / Tape & Reel
CAT5111ZI-00-T3	100	1	(

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at <u>www.onsemi.com</u>.

11. All packages are RoHS compliant.

Standard lead finish is NiPdAu, except MSOP package is Matte–Tin.
 Contact factory for Matte–Tin finish availability for PDIP, SOIC and TSSOP packages.


PACKAGE DIMENSIONS

PDIP-8, 300 mils CASE 646AA ISSUE A



SYMBOL	MIN	NOM	MAX	
А			5.33	
A1	0.38			
A2	2.92	3.30	4.95	
b	0.36	0.46	0.56	
b2	1.14	1.52	1.78	
с	0.20	0.25	0.36	
D	9.02	9.27	10.16	
E	7.62	7.87	8.25	
E1	6.10	6.35	7.11	
е	2.54 BSC			
eB	7.87		10.92	
L	2.92	3.30	3.80	

TOP VIEW




SIDE VIEW

Notes:

(1) All dimensions are in millimeters.


(2) Complies with JEDEC MS-001.



END VIEW


PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD ISSUE O



SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°


TOP VIEW



SIDE VIEW

Notes:


(1) All dimensions are in millimeters. Angles in degrees.
 (2) Complies with JEDEC MS-012.






PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL ISSUE O




SYMBOL	MIN	NOM	MAX	
А			1.20	
A1	0.05		0.15	
A2	0.80	0.90	1.05	
b	0.19		0.30	
с	0.09		0.20	
D	2.90	3.00	3.10	
E	6.30	6.40	6.50	
E1	4.30	4.40	4.50	
е		0.65 BSC		
L	1.00 REF			
L1	0.50	0.60	0.75	
θ	0°		8°	

TOP VIEW



SIDE VIEW




END VIEW

Notes:

All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-153.


PACKAGE DIMENSIONS

MSOP 8, 3x3 CASE 846AD ISSUE O




TOP VIEW

SYMBOL	MIN	NOM	MAX
А			1.10
A1	0.05	0.10	0.15
A2	0.75	0.85	0.95
b	0.22		0.38
с	0.13		0.23
D	2.90	3.00	3.10
E	4.80	4.90	5.00
E1	2.90	3.00	3.10
е		0.65 BSC	
L	0.40	0.60	0.80
L1	0.95 REF		
L2	0.25 BSC		
θ	0°		6°



SIDE VIEW

END VIEW



DETAIL A



Notes:

- All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-187.

ON Semiconductor and IIII) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use perior and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use perior and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ascience and use on unauthorized use, even if such cla

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative