**Product data sheet** 

### 1. Product profile

### 1.1 General description

Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

#### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

#### 1.2 Features and benefits

- Two field effect transistors in a single package
- Low noise
- Interchangeability of drain and source connections
- High gain.

### 1.3 Applications

- AM input stage in car radios
- VHF amplifiers
- Oscillators and mixers.

#### 1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per FET			·	·	·	·
$V_{DS}$	drain-source voltage		-	-	±25	V
$V_{GSoff}$	gate-source cut-off voltage	$V_{DS} = 10 \text{ V}; I_D = 1  \mu\text{A}$	-2	-	-6.5	V
I <sub>DSS</sub>	drain current	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 10 V	24	-	60	mA
P <sub>tot</sub>	total power dissipation	T <sub>s</sub> ≤ 90 °C	-	-	190	mW
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA}$	10	-	-	mS



PMBFJ620 **NXP Semiconductors** 

#### **Dual N-channel field-effect transistor**

#### **Pinning information** 2.

Table 2. Discrete pinning information

Pin	Description	Simplified outline	Symbol
1	source (1)	D. D. D.	
2	source (2)	64	6 5
3	gate (2)		
4	drain (2)	0	3 2
5	drain (1)	□1 □2 □3	sym034
6	gate (1)		

# **Ordering information**

Table 3. **Ordering information** 

Type number	Package		
	Name	Description	Version
PMBFJ620	-	plastic surface-mounted package; 6 leads	SOT363

#### **Marking** 4.

Table 4. **Marking** 

Type number	Marking code [1]
PMBFJ620	A8*

<sup>[1] \* =</sup> p: made in Hong Kong. \* = t: made in Malaysia.

<sup>\* =</sup> W: made in China.

#### **Dual N-channel field-effect transistor**

# 5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
Per FET		1		'	'
$V_{DS}$	drain-source voltage		-	±25	V
$V_{GSO}$	gate-source voltage	open drain	-	-25	V
$V_{GDO}$	gate-drain voltage	open source	-	-25	V
l <sub>G</sub>	forward gate current (DC)		-	50	mA
P <sub>tot</sub>	total power dissipation	T <sub>s</sub> ≤ 90 °C	-	190	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	150	°C

# 6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
() -/	thermal resistance from junction	single loaded [1]	315	K/W
	to soldering points	double loaded [1]	160	K/W

[1]  $T_s$  is the temperature at the soldering point of the gate pins, see <u>Figure 1</u>.



#### **Dual N-channel field-effect transistor**

## 7. Static characteristics

#### **Table 7. Characteristics**

 $T_i = 25$  °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per FET						
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$I_G=-1~\mu\text{A};~V_{DS}=0~V$	-25	-	-	V
$V_{GSoff}$	gate-source cut-off voltage	$I_D = 1 \mu A; V_{DS} = 10 V$	-2	-	-6.5	V
V <sub>GSS</sub>	gate-source forward voltage	$I_G = 1 \text{ mA}; V_{DS} = 0 \text{ V}$	-	-	1	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0 V	24	-	60	mA
I <sub>GSS</sub>	gate-source leakage current	$V_{GS} = -15 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	-1	nA
$R_{DSon}$	drain-source on-state resistance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 100 mV	-	50	-	Ω
y <sub>fs</sub>	common source forward transfer admittance	I <sub>D</sub> = 10 mA; V <sub>DS</sub> = 10 V	10	-	-	mS
y <sub>os</sub>	common source output admittance	$I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}$	-	-	250	μS

# 8. Dynamic characteristics


#### Table 8. Characteristics

 $T_i = 25$  °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per FET			,	,		
C <sub>iss</sub>	input capacitance	$V_{DS} = 10 \text{ V}; V_{GS} = -10 \text{ V}; f = 1 \text{ MHz}$	-	3	5	pF
		$V_{DS} = 10 \text{ V}; V_{GS} = 0 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}$	-	6	-	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{DS} = 0 \text{ V}; V_{GS} = -10 \text{ V}; f = 1 \text{ MHz}$	-	1.3	2.5	pF
gis	common source input	$V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; f = 100 \text{ MHz}$	-	200	-	μS
	conductance	$V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; f = 450 \text{ MHz}$	-	3	-	mS
g <sub>fs</sub>	common source transfer	$V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; f = 100 \text{ MHz}$	-	13	-	mS
	conductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 450 MHz	-	12	-	mS
g <sub>rs</sub>	g <sub>rs</sub> common source reverse	$V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; f = 100 \text{ MHz}$	-	-30	-	μS
	conductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 450 MHz	-	-450	-	μS
gos	gos common source output conductance	$V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; f = 100 \text{ MHz}$	-	150	-	μS
		$V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; f = 450 \text{ MHz}$	-	400	-	μS
V <sub>n</sub>	equivalent input noise voltage	$V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; f = 100 \text{ Hz}$	-	6	-	nV/√Hz


4 of 14

#### **Dual N-channel field-effect transistor**




 $V_{DS} = 10 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$ 

Fig 2. Drain current as a function of gate-source cut-off voltage; typical values.




 $V_{DS}$  = 10 V;  $I_D$  = 10 mA;  $T_i$  = 25 °C.

Fig 3. Common source forward transfer admittance as a function of gate-source cut-off voltage; typical values.



 $V_{DS}$  = 10 V;  $I_D$  = 10 mA;  $T_j$  = 25 °C.


Fig 4. Common-source output conductance as a function of gate-source cut-off voltage; typical values.



 $V_{DS}$  = 100 mV;  $V_{GS}$  = 0 V;  $T_{j}$  = 25 °C.

Fig 5. Drain-source on-state resistance as a function of gate-source cut-off voltage; typical values.

#### **Dual N-channel field-effect transistor**



$$T_i = 25 \, ^{\circ}C$$
.

(1) 
$$V_{GS} = 0 V$$


(2) 
$$V_{GS} = -0.5 \text{ V}$$

(3) 
$$V_{GS} = -1 V$$

(4) 
$$V_{GS} = -1.5 \text{ V}$$

(5) 
$$V_{GS} = -2 V$$

(6)  $V_{GS} = -2.5 \text{ V}$ 



$$V_{DS}$$
 = 10 V;  $T_j$  = 25 °C.







Fig 8. Reverse transfer capacitance as a function of gate-source voltage; typical values.






 $V_{DS} = 10 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$ 


Fig 9. Input capacitance as a function of gate-source voltage; typical values.

#### **Dual N-channel field-effect transistor**



 $V_{DS} = 10 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$ 

Fig 10. Drain current as a function of gate-source voltage; typical values.




 $T_i = 25 \, ^{\circ}C$ .


- (1)  $I_D = 10 \text{ mA}$
- (2)  $I_D = 1 \text{ mA}$
- (3)  $I_D = 100 \mu A$
- (4) I<sub>GSS</sub>

Fig 11. Gate current as a function of drain-gate voltage; typical values.

#### **Dual N-channel field-effect transistor**




#### **Dual N-channel field-effect transistor**




 $V_{DS}$  = 10 V;  $I_D$  = 10 mA;  $T_{amb}$  = 25 °C.

Fig 13. Input admittance as a function of frequency; typical values.




 $V_{DS}$  = 10 V;  $I_D$  = 10 mA;  $T_{amb}$  = 25 °C.

Fig 14. Forward transfer admittance as a function of frequency; typical values.



 $V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; T_{amb} = 25 \text{ }^{\circ}\text{C}.$ 

Fig 15. Reverse transfer admittance as a function of frequency; typical values.



 $V_{DS}$  = 10 V;  $I_D$  = 10 mA;  $T_{amb}$  = 25 °C.

Fig 16. Output admittance as a function of frequency; typical values.

#### **Dual N-channel field-effect transistor**

# 9. Package outline

#### Plastic surface-mounted package; 6 leads

**SOT363** 




Fig 17. Package outline.

PMRF.1620

All information provided in this document is subject to legal disclaimers.

### **Dual N-channel field-effect transistor**

# 10. Revision history

### Table 9. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PMBFJ620 v.3	20140306	Product data sheet	-	PMBFJ620 v.2
Modifications:		page 3: correction parameter V page 6: figure notes list added		'
	• Figure 11 or	n page 7: figure notes list adde	ed	
PMBFJ620 v.2	20110915	Product data sheet	-	PMBFJ620 v.1
PMBFJ620 v.1 (9397 750 13006)	20040511	Product data sheet	-	-

#### **Dual N-channel field-effect transistor**

## 11. Legal information

#### 11.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 11.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 11.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PMBFJ620

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

#### **Dual N-channel field-effect transistor**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 12. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### **Dual N-channel field-effect transistor**

### 13. Contents

1	Product profile
1.1	General description 1
1.2	Features and benefits
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 2
5	Limiting values 3
6	Thermal characteristics 3
7	Static characteristics 4
8	Dynamic characteristics 4
9	Package outline
10	Revision history 11
11	Legal information
11.1	Data sheet status
11.2	Definitions
11.3	Disclaimers
11.4	Trademarks
12	Contact information
13	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.