# **JFET Chopper Transistor**

# **N-Channel - Depletion**

#### **Features**

• Pb-Free Package is Available

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain – Gate Voltage	$V_{DG}$	-40	Vdc
Gate - Source Voltage	$V_{GS}$	-35	Vdc
Gate Current	I <sub>G</sub>	50	mAdc
Total Device Dissipation  @ T <sub>A</sub> = 25°C  Derate above 25°C	P <sub>D</sub>	350 2.8	mW mW/° C
Lead Temperature	TL	300	°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Gate – Source Breakdown Voltage (I <sub>G</sub> = –1.0 μAdc)	V <sub>(BR)GSS</sub>	40	-	Vdc	
Gate Reverse Current (V <sub>GS</sub> = -15 Vdc)	I <sub>GSS</sub>	-	-1.0	nAdc	
Gate Source Cutoff Voltage (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 1.0 μAdc)	V <sub>GS(off)</sub>	-0.8	-4.0	Vdc	
Drain-Cutoff Current (V <sub>DS</sub> = 5.0 Vdc, V <sub>GS</sub> = -10 Vdc)	I <sub>D(off)</sub>	_	1.0	nAdc	

### **ON CHARACTERISTICS**


Zero-Gate-Voltage Drain Current (Note 1)	I <sub>DSS</sub>	8.0	80	mAdc
(V <sub>DS</sub> = 15 Vdc)				
Static Drain–Source On Resistance (V <sub>DS</sub> = 0.1 Vdc)	r <sub>DS(on)</sub>	-	60	Ω
Drain Gate and Source Gate On–Capacitance (V <sub>DS</sub> = V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>dg(on)</sub> + C <sub>sg(on)</sub>	-	28	pF
Drain Gate Off–Capacitance (V <sub>GS</sub> = -10 Vdc, f = 1.0 MHz)	$C_{dg(off)}$	-	5.0	pF
Source Gate Off–Capacitance (V <sub>GS</sub> = -10 Vdc, f = 1.0 MHz)	C <sub>sg(off)</sub>	_	5.0	pF

1. Pulse Width = 300  $\mu$ s, Duty Cycle = 3.0%.



## ON Semiconductor®


### http://onsemi.com





SOT-23 CASE 318 STYLE 10

#### **MARKING DIAGRAM**



M6 = Device Code M = Date Code\* ■ Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or overbar may vary depending upon manufacturing location.

#### **ORDERING INFORMATION**

<b>.</b> .		a +
Device	Package	Shipping <sup>†</sup>
BSR58LT1	SOT-23	3000/Tape & Reel
BSR58LT1G	SOT-23 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### TYPICAL SWITCHING CHARACTERISTICS




Figure 1. Turn-On Delay Time




Figure 2. Rise Time




Figure 3. Turn-Off Delay Time




Figure 4. Fall Time

#### NOTE 1

The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage ( $-V_{GG}$ ). The Drain–Source Voltage ( $V_{DS}$ ) is slightly lower than Drain Supply Voltage ( $V_{DD}$ ) due to the voltage divider. Thus Reverse Transfer Capacitance ( $C_{rss}$ ) or Gate–Drain Capacitance ( $C_{gd}$ ) is charged to  $V_{GG} + V_{DS}$ .

During the turn–on interval, Gate–Source Capacitance ( $C_{rs}$ ) discharges

During the turn–on interval, Gate–Source Capacitance  $(C_{gs})$  discharges through the series combination of  $R_{Gen}$  and  $R_K$ .  $C_{gd}$  must discharge to  $V_{DS(on)}$  through  $R_G$  and  $R_K$  in series with the parallel combination of effective load impedance  $(R'_D)$  and Drain–Source Resistance  $(r_{ds})$ . During the turn–off, this charge flow is reversed.

Predicting turn—on time is somewhat difficult as the channel resistance  $r_{ds}$  is a function of the gate—source voltage. While  $C_{gs}$  discharges,  $V_{GS}$  approaches zero and  $r_{ds}$  decreases. Since  $C_{gd}$  discharges through  $r_{ds}$ , turn—on time is non—linear. During turn—off, the situation is reversed with  $r_{ds}$  increasing as  $C_{gd}$  charges.

The above switching curves show two impedance conditions; 1)  $R_{K}$  is equal to  $R_{D}$ , which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2)  $R_{K}=0$  (low impedance) the driving source impedance is that of the generator.






Figure 5. Switching Time Test Circuit



15 10 7.0 5.0 T<sub>channel</sub> = 25°C (C<sub>ds</sub> IS NEGLIGIBLE) 3.0 2.0 1.5 1.0 0.03 0.05 3.0 5.0 0.1 0.3 0.5 1.0 30 10 V<sub>R</sub>, REVERSE VOLTAGE (VOLTS)

Figure 6. Typical Forward Transfer Admittance

Figure 7. Typical Capacitance






Figure 8. Effect of Gate-Source Voltage On Drain-Source Resistance

Figure 9. Effect of Temperature On Drain-Source On-State Resistance




Figure 10. Effect of I<sub>DSS</sub> On Drain-Source Resistance and Gate-Source Voltage

#### NOTE 2

The Zero–Gate–Voltage Drain Current ( $I_{DSS}$ ), is the principle determinant of other J-FET characteristics. Figure 10 shows the relationship of Gate–Source Off Voltage ( $V_{GS(off)}$  and Drain–Source On Resistance ( $r_{ds(on)}$ ) to  $I_{DSS}$ . Most of the devices will be within  $\pm 10\%$  of the values shown in Figure 10. This data will be useful in predicting the characteristic variations for a given part number.

For example:


Unknown

 $r_{ds(on)}$  and  $V_{GS}$  range for an J112

The electrical characteristics table indicates that an J112 has an  $I_{DSS}$  range of 25 to 75 mA. Figure 10, shows  $r_{ds(on)}$  = 52  $\Omega$  for  $I_{DSS}$  = 25 mA and 30  $\Omega$  for  $I_{DSS}$  = 75 mA. The corresponding  $V_{GS}$  values are 2.2 V and 4.8 V.

#### PACKAGE DIMENSIONS

#### SOT-23 (TO-236) CASE 318-08 **ISSUE AL**



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF
- BASE MATERIAL. 318–01 THRU –07 AND –09 OBSOLETE, NEW STANDARD 318-08.


	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104

STYLE 10: PIN 1. DRAIN

SOURCE

2.

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and ware registered trademarks of semiconductor components into this controlled to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA **Phone**: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative