# **Power MOSFET** 30 V, 58 A, Single N–Channel, DPAK/IPAK

## Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- AEC Q101 Qualified NVD4809N
- These Devices are Pb-Free and are RoHS Compliant

## Applications

- CPU Power Delivery
- DC–DC Converters
- Low Side Switching

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Param	eter		Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Voltage	e		V <sub>GS</sub>	±20	V
Continuous Drain		$T_A = 25^{\circ}C$	Ι <sub>D</sub>	13.1	Α
Current ( $R_{\theta JA}$ ) (Note 1)		$T_A = 85^{\circ}C$		10.1	
Power Dissipation $(R_{\theta JA})$ (Note 1)		$T_A = 25^{\circ}C$	PD	2.63	W
Continuous Drain		$T_A = 25^{\circ}C$	I <sub>D</sub>	9.6	Α
Current ( $R_{\theta JA}$ ) (Note 2)	Steady	$T_A = 85^{\circ}C$		7.4	
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	$T_A = 25^{\circ}C$	PD	1.4	W
Continuous Drain		$T_{C} = 25^{\circ}C$	Ι <sub>D</sub>	58	Α
Current (R <sub>θJC</sub> ) (Note 1)		$T_{C} = 85^{\circ}C$		45	
Power Dissipation $(R_{\theta JC})$ (Note 1)		T <sub>C</sub> = 25°C	PD	52	W
Pulsed Drain Current	t <sub>p</sub> =10μs	$T_A = 25^{\circ}C$	I <sub>DM</sub>	130	Α
Current Limited by Packa	age	$T_A = 25^{\circ}C$	I <sub>DmaxPkg</sub>	45	Α
Operating Junction and S	Storage Te	emperature	T <sub>J</sub> , T <sub>stg</sub>	–55 to 175	°C
Source Current (Body Di	ode)		I <sub>S</sub>	43	Α
Drain to Source dV/dt	dV/dt	6.0	V/ns		
Single Pulse Drain-to-Source Avalanche Energy (V <sub>DD</sub> = 24 V, V <sub>GS</sub> = 10 V, L = 1.0 mH, I <sub>L(pk)</sub> = 13.5 A, R <sub>G</sub> = 25 $\Omega$ )			E <sub>AS</sub>	91.0	mJ
Lead Temperature for So (1/8" from case for 10 s)	Idering Pu	rposes	ΤL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




# **ON Semiconductor®**


## http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	9.0 mΩ @ 10 V	58 A
00 V	14 mΩ @ 4.5 V	50 A





#### MARKING DIAGRAMS & PIN ASSIGNMENTS



\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

## THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.9	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	57.1	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	107.2	

1. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.

2. Surface-mounted on FR4 board using the minimum recommended pad size.

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I	<sub>D</sub> = 250 μA	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				25		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			1.0	μΑ
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V	<sub>GS</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS},$	<sub>D</sub> = 250 μA	1.5		2.5	V
Negative Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$				5.7		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10$ to	I <sub>D</sub> = 30 A		7.0	9.0	mΩ
		11.5 V	I <sub>D</sub> = 15 A		7.0		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		12	14	1
			I <sub>D</sub> = 15 A		11		1

## CHARGES AND CAPACITANCES

Forward Transconductance

Input Capacitance	C <sub>iss</sub>		1456		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 12 V	315		
Reverse Transfer Capacitance	C <sub>rss</sub>		200		
Total Gate Charge	Q <sub>G(TOT)</sub>		11	13	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V,	2.5		
Gate-to-Source Charge	Q <sub>GS</sub>	I <sub>D</sub> = 30 Å	4.8		
Gate-to-Drain Charge	Q <sub>GD</sub>		5.0		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V, I <sub>D</sub> = 30 A	25		nC

 $V_{DS} = 15 \text{ V}, I_D = 15 \text{ A}$ 

9.0

S

gFS

## SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t <sub>d(on)</sub>		12.3	ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V,	21.3	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D$ = 15 A, $R_G$ = 3.0 $\Omega$	15.1	
Fall Time	t <sub>f</sub>		5.3	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted) (continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Turn-On Delay Time	t <sub>d(on)</sub>			7.0		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 11.5 V, V <sub>DS</sub> = 15 V,		22.7		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_{\rm D} = 15 \text{ A}, \text{ R}_{\rm G} = 3.0 \Omega$		25.3		
Fall Time	t <sub>f</sub>			2.8		

#### DRAIN-SOURCE DIODE CHARACTERISTICS


Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$	0.95	1.2	V
		I <sub>S</sub> = 30 A	T <sub>J</sub> = 125°C	0.83		
Reverse Recovery Time	t <sub>RR</sub>			19.5		ns
Charge Time	ta	$V_{GS} = 0 V, dls/dls/dls/dls/dls/dls/dls/dls/dls/dls/$	dt = 100 A/μs,	10.7		
Discharge Time	tb	I <sub>S</sub> = 30 A		8.8		
Reverse Recovery Time	Q <sub>RR</sub>			9.2		nC

#### PACKAGE PARASITIC VALUES

Source Inductance	L <sub>S</sub>		2.49	nH
Drain Inductance, DPAK	L <sub>D</sub>		0.0164	
Drain Inductance, IPAK	L <sub>D</sub>	$T_A = 25^{\circ}C$	1.88	
Gate Inductance	L <sub>G</sub>		3.46	
Gate Resistance	R <sub>G</sub>		2.4	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.

## **TYPICAL PERFORMANCE CURVES**



## **TYPICAL PERFORMANCE CURVES**






Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

## **TYPICAL PERFORMANCE CURVES**










#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NTD4809NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4809N-1G	IPAK (Pb-Free)	75 Units/Rail
NTD4809N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units/Rail
NVD4809NT4G	DPAK (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS


**DPAK (SINGLE GUAGE)** CASE 369AA **ISSUE B** 



NOTES:

- NOTES:
   DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: INCHES.
   THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
   DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
   DIMENSIONS DAND E ABR DETERMINED AT THE
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
c	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
e	0.090	BSC	2.29 BSC	
Ξ	0.370	0.410	9.40	10.41
Г	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74	REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Ζ	0.155		3.93	




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

3.5 MM IPAK, STRAIGHT LEAD CASE 369AD **ISSUE B** 





- NOTES:
  1... DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2.. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

  - s


	MILLIMETERS					
DIM	MIN	MAX				
Α	2.19	2.38				
A1	0.46	0.60				
A2	0.87	1.10				
b	0.69	0.89				
b1	0.77	1.10				
D	5.97	6.22				
D2	4.80					
Е	6.35	6.73				
E2	4.57	5.45				
E3	4.45	5.46				
е	2.28	BSC				
L	3.40	3.60				
L1		2.10				
L2	0.89	1.27				
	STYLE 2: PIN 1. GATE					

2. 3. 4.

DRAIN SOURCE DRAIN

#### PACKAGE DIMENSIONS

**IPAK** 





Ζ

NOTES 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2.

CONT	ROLI	LING	DIM	IENS	ION	: IN	ICH

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.235	0.245	5.97	6.35		
В	0.250	0.265	6.35	6.73		
С	0.086	0.094	2.19	2.38		
D	0.027	0.035	0.69	0.88		
Е	0.018	0.023	0.46	0.58		
F	0.037	0.045	0.94	1.14		
G	0.090	) BSC	2.29 BSC			
н	0.034	0.040	0.87	1.01		
J	0.018	0.023	0.46	0.58		
Κ	0.350	0.380	8.89	9.65		
R	0.180	0.215	4.45	5.45		
S	0.025	0.040	0.63	1.01		
۷	0.035	0.050	0.89	1.27		
Ζ	0.155		3.93			

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE DRAIN 4

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, UN semiconductor and up are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC works the rights to a number of patents, trademarks, rademarks, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any products nor use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for suptral to product or sustain life or for any other application in which the scill LC product service as situation without and a scillar as situations intended for sustain life or for any other application in systems intended for suptral and specifically science as a situations intended for suptral to involve and its patent rights nor the rights of others. Scill conducts are not designed, intended, or authorized for use as components in systems intended for suptral patient by body or other applications intended to support or sustain life or for any other application by science as a situation when the rapple and the application and as a situation when the rapple and the application and science application by science as a situation when the rapple application and science application and and science application and science application and surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative