

Is Now Part of



## **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese



March 2015

## FDD86102LZ

## N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET 100 V, 35 A, 22.5 m $\Omega$

#### Features

- Shielded Gate MOSFET Technology
- Max r<sub>DS(on)</sub> = 22.5 mΩ at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 8 A
- Max  $r_{DS(on)}$  = 31 m $\Omega$  at V<sub>GS</sub> = 4.5 V, I<sub>D</sub> = 7 A
- HBM ESD protection level > 6 kV typical (Note 4)
- Very low Qg and Qgd compared to competing trench technologies
- Fast switching speed
- 100% UIL tested
- RoHS Compliant




### **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench<sup>®</sup> process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and switching loss. G-S zener has been added to enhance ESD voltage level.

### Applications

- DC DC Conversion
- Inverter
- Synchronous Rectifier





#### MOSFET Maximum Ratings T<sub>C</sub> = 25 °C unless otherwise noted

| Symbol                            | Parame                                  | ter                    |           | Ratings     | Units |
|-----------------------------------|---|------------------------|-----------|-------------|-------|
| V <sub>DS</sub>                   | Drain to Source Voltage                 |                        |           | 100         | V     |
| V <sub>GS</sub>                   | Gate to Source Voltage                  |                        |           | ±20         | V     |
|                                   | Drain Current -Continuous               | T <sub>C</sub> = 25 °C |           | 35          |       |
| I <sub>D</sub>                    | -Continuous                             | T <sub>A</sub> = 25 °C | (Note 1a) | 8           | Α     |
|                                   | -Pulsed                                 |                        |           | 40          |       |
| E <sub>AS</sub>                   | Single Pulse Avalanche Energy           |                        | (Note 3)  | 84          | mJ    |
| D                                 | Power Dissipation                       | T <sub>C</sub> = 25 °C |           | 54          | 14/   |
| P <sub>D</sub>                    | Power Dissipation                       | T <sub>A</sub> = 25 °C | (Note 1a) | 3.1         | W     |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperat | ture Range             |           | -55 to +150 | °C    |

#### **Thermal Characteristics**


| $R_{	ext{	heta}JC}$ | Thermal Resistance, Junction to Case          | 2.3    | °C/W |
|---------------------|---|--------|------|
| $R_{\theta JA}$     | Thermal Resistance, Junction to Ambient (Note | 1a) 40 | C/VV |

#### Package Marking and Ordering Information

| Device Marking | Device     | Package       | Reel Size | Tape Width | Quantity   |
|----------------|------------|---------------|-----------|------------|------------|
| FDD86102LZ     | FDD86102LZ | D-PAK(TO-252) | 13 "      | 16 mm      | 2500 units |

| Symbol   | Parameter   | Test Conditions  | Min | Тур   | Max                                    | Units                                       |  |
|--|---|--|-----|---|--|---|--|
| Off Chara  | cteristics  |  |     |   |  |   |  |
| BV <sub>DSS</sub>  | Drain to Source Breakdown Voltage   | I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V   | 100 |   |  | V   |  |
| $\Delta BV_{DSS}$<br>$\Delta T_J$  | Breakdown Voltage Temperature<br>Coefficient  | $I_D$ = 250 µA, referenced to 25 °C  |     | 69  |  | mV/°C                                       |  |
| I <sub>DSS</sub>   | Zero Gate Voltage Drain Current   | V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V  |     |   | 1                                      | μA  |  |
| I <sub>GSS</sub>   | Gate to Source Leakage Current  | $V_{GS}$ = ±20 V, $V_{DS}$ = 0 V   |     |   | ±10                                    | μA  |  |
| On Chara   | cteristics (Note 2)   |  |     |   |  |   |  |
| V <sub>GS(th)</sub>  | Gate to Source Threshold Voltage  | V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA  | 1.0 | 1.5   | 3.0                                    | V   |  |
| $\Delta V_{GS(th)}$<br>$\Delta T_J$  | Gate to Source Threshold Voltage<br>Temperature Coefficient   | $I_D$ = 250 $\mu$ A, referenced to 25 °C   |     | -6  |  | mV/°C                                       |  |
|  |   | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8 A   |     | 17.8  | 22.5                                   |   |  |
| r <sub>DS(on)</sub>  | Static Drain to Source On Resistance  | V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 7 A  |     | 23.2  | 31                                     | mΩ  |  |
| ( )  |   | $V_{GS}$ = 10 V, I <sub>D</sub> = 8 A, T <sub>J</sub> = 125 °C   |     | 31.1  | 40                                     | 1   |  |
| 9 <sub>FS</sub>  | Forward Transconductance  | V <sub>DS</sub> = 5 V, I <sub>D</sub> = 8 A  |     | 31  |  | S   |  |
| C <sub>iss</sub><br>C <sub>oss</sub>   | Output Capacitance  | ──V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V,<br>f = 1 MHz  |     | 181   | 245                                    | pF  |  |
| C <sub>rss</sub>   | Reverse Transfer Capacitance<br>Gate Resistance   |  |     | 7.7   | 15                                     | pF<br>Ω                                     |  |
| C <sub>rss</sub><br>R <sub>g</sub>   | Reverse Transfer Capacitance<br>Gate Resistance   |  |     |   | 15                                     | •   |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switchinç  | Reverse Transfer Capacitance  |  |     |   | 15                                     | •   |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switchinų  | Reverse Transfer Capacitance<br>Gate Resistance<br>Characteristics  |  |     | 0.6   |  | Ω   |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switchinç<br>t <sub>d(on)</sub><br>t <sub>r</sub>  | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time  | $V_{DD} = 50 V, I_D = 8 A,$<br>V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω  |     | 0.6   | 14                                     | Ω   |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switching<br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub>   | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time  | V <sub>DD</sub> = 50 V, I <sub>D</sub> = 8 A,  |     | 0.6<br>6.6<br>2.3   | 14<br>10                               | Ω<br>ns<br>ns                               |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switching<br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub>   | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time  | $V_{DD} = 50 V, I_D = 8 A,$<br>$V_{GS} = 10 V, R_{GEN} = 6 Ω$  |     | 0.6<br>6.6<br>2.3<br>20   | 14<br>10<br>32                         | Ω<br>ns<br>ns<br>ns                         |  |
| C <sub>rss</sub><br>R <sub>g</sub><br><b>Switching</b><br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub><br>Q <sub>g</sub>  | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time  | $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 8 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V} \text{ V}_{DD} = 50 \text{ V},$  |     | 0.6<br>6.6<br>2.3<br>20<br>2.3                                    | 14<br>10<br>32<br>10                   | Ω     ns     ns     ns     ns               |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switching<br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub><br>Q <sub>g</sub><br>Q <sub>g</sub>                                       | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge  | $V_{DD}$ = 50 V, I <sub>D</sub> = 8 A,<br>V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω   |     | 0.6<br>6.6<br>2.3<br>20<br>2.3<br>18                              | 14<br>10<br>32<br>10<br>26             | Ω<br>ns<br>ns<br>ns<br>nc                   |  |
| C <sub>rss</sub><br>R <sub>g</sub><br><b>Switching</b><br>t <sub>d(on)</sub><br>t <sub>r</sub><br>Qg<br>Qg<br>Qgs  | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge  | $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 8 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V} \text{ V}_{DD} = 50 \text{ V},$  |     | 0.6<br>6.6<br>2.3<br>20<br>2.3<br>18<br>8.7                       | 14<br>10<br>32<br>10<br>26             | Ω     ns     ns     ns     ns     nc        |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switching<br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub><br>Q <sub>g</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub> | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Gate Charge                                       | $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 8 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V} \text{ V}_{DD} = 50 \text{ V},$  |     | 0.6<br>6.6<br>2.3<br>20<br>2.3<br>18<br>8.7<br>2.7                | 14<br>10<br>32<br>10<br>26             | Ω     ns     ns     ns     ns     nc     nC |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switching<br>t <sub>d(on)</sub><br>t <sub>r</sub><br>Q <sub>g</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub><br>Drain-Sou                             | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Gate Charge         Gate to Drain "Miller" Charge | $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 8 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 50 \text{ V},$ $I_{D} = 8 \text{ A}$  |     | 0.6<br>6.6<br>2.3<br>20<br>2.3<br>18<br>8.7<br>2.7                | 14<br>10<br>32<br>10<br>26             | Ω<br>ns<br>ns<br>ns<br>nC<br>nC<br>nC<br>nC |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switching<br>t <sub>d(on)</sub><br>t <sub>r</sub><br>Q <sub>g</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub><br>Drain-Sou                             | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Gate Charge         Gate to Drain "Miller" Charge | $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 8 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 50 \text{ V},$ $I_{D} = 8 \text{ A}$  |     | 0.6<br>6.6<br>2.3<br>20<br>2.3<br>18<br>8.7<br>2.7<br>2.4         | 14<br>10<br>32<br>10<br>26<br>13       | Ω     ns     ns     ns     ns     nc     nC |  |
| C <sub>rss</sub><br>R <sub>g</sub><br>Switching<br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub><br>Q <sub>g</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub> | Reverse Transfer Capacitance         Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Gate Charge         Gate to Drain "Miller" Charge | $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 8 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 50 \text{ V},$ $I_{D} = 8 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 8 \text{ A}$ (Note 2) |     | 0.6<br>6.6<br>2.3<br>20<br>2.3<br>18<br>8.7<br>2.7<br>2.4<br>0.82 | 14<br>10<br>32<br>10<br>26<br>13<br>13 | Ω<br>ns<br>ns<br>ns<br>nc<br>nC<br>nC<br>nC |  |

 $1. R_{0,A}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0,L}$  is guaranteed by design while  $R_{0,LA}$  is determined by the user's board design.



a. 40 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



Ŷ

b. 96 °C/W when mounted on a minimum pad of 2 oz copper.


FDD86102LZ N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET

2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0%.


3. Starting  $T_J$  = 25°C, L = 1 mH, I<sub>AS</sub> = 13 A, V<sub>DD</sub> = 90 V, V<sub>GS</sub> = 10 V.

4. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.


FDD86102LZ N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET




©2012 Fairchild Semiconductor Corporation FDD86102LZ Rev.1.3



©2012 Fairchild Semiconductor Corporation FDD86102LZ Rev.1.3



FDD86102LZ N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC