www.onsemi.com



FDMC86184

N-Channel Shielded Gate PowerTrench® MOSFET 100 V, 57 A, 8.5 m Ω

Features

- Shielded Gate MOSFET Technology
- Max $r_{DS(on)} = 8.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 21 \text{ A}$
- Max $r_{DS(on)} = 24.8 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 10 \text{ A}$
- 50% Lower Qrr than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- RoHS Compliant


General Description


This N-Channel MV MOSFET is produced using ON Semiconductor's advanced PowerTrench® process that incorporates Shielded Gate technology. This process has been optimized to minimize on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Applications

- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar







MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted.

Symbol	Param	eter		Ratings	Units
V_{DS}	Drain to Source Voltage			100	V
V_{GS}	Gate to Source Voltage			±20	V
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	57	
	-Continuous	T _C = 100 °C	(Note 5)	36	^
ID	-Continuous	T _A = 25 °C	(Note 1a)	12	A
	-Pulsed		(Note 4)	266	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	121	mJ
D	Power Dissipation	T _C = 25 °C		54	w
P_{D}	Power Dissipation	T _A = 25 °C	(Note 1a)	2.3	VV
T _J , T _{STG}	Operating and Storage Junction Tempera	Operating and Storage Junction Temperature Range			°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1	a) 53	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC86184	FDMC86184	Power 33	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25 \, ^{\circ}\text{C}$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		59		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 110 \mu A$	2.0	3.1	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 110 μ A, referenced to 25 °C		-9		mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 21 A		6.4	8.5	
		$V_{GS} = 6 \text{ V}, I_D = 10 \text{ A}$		11	24.8	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 21 \text{ A}, T_J = 125 \text{ °C}$		11	18	
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 21 A		49		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V _{DS} = 50 V, V _{GS} = 0 V, f = 1 MHz		1490	2090	рF
C _{oss}	Output Capacitance			906	1270	рF
C _{rss}	Reverse Transfer Capacitance			13	25	pF
R_g	Gate Resistance		0.1	0.4	1.2	Ω


Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time		12	22	ns
t _r	Rise Time	$V_{DD} = 50 \text{ V}, I_{D} = 21 \text{ A},$	4	10	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	17	31	ns
t _f	Fall Time		4	10	ns
Q_g	Total Gate Charge	V _{GS} = 0 V to 10 V	21	30	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to 6 V} \qquad V_{DD} = 50 \text{ V},$	14	20	nC
Q _{gs}	Gate to Source Charge	I _D = 21 A	6.5		nC
Q_{gd}	Gate to Drain "Miller" Charge		4.6		nC
Q _{oss}	Output Charge	V _{DD} = 50 V, V _{GS} = 0 V	61		nC


Drain-Source Diode Characteristics

V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.1 \text{ A}$ (Note 2)	0.7	1.2	V
	Source to Drain Diode 1 of ward voltage	$V_{GS} = 0 \text{ V}, I_S = 21 \text{ A}$ (Note 2)	0.8	1.3	v
t _{rr}	Reverse Recovery Time	I _E = 10 A, di/dt = 300 A/μs	27	44	ns
Q _{rr}	Reverse Recovery Charge	- 1 _F = 10 A, α//αι = 300 A/μs	46	74	nC
t _{rr}	Reverse Recovery Time	I _E = 10 A, di/dt = 1000 A/μs	21	34	ns
Q_{rr}	Reverse Recovery Charge	- i _F = 10 A, αι/αι = 1000 A/μS	96	154	nC

1. R_{0JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0CA} is determined by the user's board design.



a. 53 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 125 °C/W when mounted on a minimum pad of 2 oz copper

^{2.} Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.
3. E_{AS} of 121 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 9 A, V_{DD} = 100 V, V_{GS} =10 V. 100% test at L = 0.3 mH, I_{AS} = 21 A.
4. Pulsed Id please refer to Fig 11 SOA graph for more details.
5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics $T_J = 25$ °C unless otherwise noted.




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation






Figure 13. Junction-to-Case Transient Thermal Response Curve

Dimensional Outline and Pad Layout


// 0.10 C

○ 0.08 C

0.80

0.05

DETAIL A



ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by

SEATING PLANE OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM. D) DIMENSIONING AND TOLERANCING PER

E) DRAWING FILE NAME: PQFN08HREV1

ASME Y14.5M-1994

ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.