

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



March 2013

FDB3682 / FDP3682

N-Channel PowerTrench[®] MOSFET 100 V, 32 A, 36 m Ω


Features


- $R_{DS(on)}$ = 32 m Ω (Typ.) @ V_{GS} = 10 V, I_D = 32 A
- $Q_{G(tot)}$ = 18.5 nC(Typ.) @ V_{GS} = 10 V
- · Low Miller Charge
- Low Q_{rr} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)

Formerly developmental type 82755

Applications

- · Consumer Appliances
- · Synchronous Rectification
- · Battery Protection Circuit
- Motor drives and Uninterruptible Power Supplies
- · Micro Solar Inverter







$\textbf{MOSFET Maximum Ratings} \ \, \text{$T_C = 25^{\circ}$C unless otherwise noted}$

Symbol	Parameter	FDB3682 / FDP3682	Unit
V _{DSS}	Drain to Source Voltage	100	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$)	32	Α
I_D	Continuous ($T_C = 100^{\circ}$ C, $V_{GS} = 10$ V)	23	Α
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, $R_{\theta JA} = 43^{\circ}C/W$)	6	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	55	mJ
	Power dissipation	95	W
P_{D}	Derate above 25°C	0.63	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-220, TO-263, Max.	1.58	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-220, TO-263 (Note 2), Max.	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263, 1in ² copper pad area, Max.	43	°C/W

Package Marking and Ordering Information

	Device Marking	Device	Package	Reel Size	Tape Width	Quantity
Ī	FDB3682	FDB3682	TO-263	330mm	24mm	800 units
	FDP3682	FDP3682	TO-220	Tube	N/A	50 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Con	ditions	Min	Тур	Max	Unit
Off Characteristics							
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS}$	S = 0V	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80V		-	-	1	^
		$V_{GS} = 0V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	250	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250\mu A$	2	-	4	V
		I _D =32A, V _{GS} =10V	-	0.032	0.036	
		$I_D = 16A, V_{GS} = 6V,$	-	0.040	0.060	Ω
		I _D =32A, V _{GS} =10V, T _C =175°C	-	0.080	0.090	

Dynamic Characteristics

C _{ISS}	Input Capacitance	V 05V V 0V	-	1250	-	pF
Coss	Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1MHz	-	190	-	pF
C _{RSS}	Reverse Transfer Capacitance	1 - 111112	-	45	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	V _{GS} = 0V to 10V	-	18.5	28	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 50V$	-	2.4	3.6	nC
Q _{gs}	Gate to Source Gate Charge	I _D = 32A	-	6.5	-	nC
Q _{gs} Q _{gs2}	Gate Charge Threshold to Plateau	$I_g = 1.0 \text{mA}$	-	4.1	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	4.6	-	nC


Resistive Switching Characteristics $(V_{GS} = 10V)$

t _{ON}	Turn-On Time		-	-	83	ns
t _{d(ON)}	Turn-On Delay Time		-	9	-	ns
t _r	Rise Time	$V_{DD} = 50V, I_D = 32A$	-	46	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 16\Omega$	-	26	-	ns
t _f	Fall Time		-	32	-	ns
t _{OFF}	Turn-Off Time		-	-	87	ns

Drain-Source Diode Characteristics

V _{SD}	Source to Drain Diode Voltage	I _{SD} = 32A	-	-	1.25	V
		I _{SD} = 16A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 32A$, $dI_{SD}/dt = 100A/\mu s$	-	-	55	ns
Q _{RR}	Reverse Recovery Charge	$I_{SD} = 32A$, $dI_{SD}/dt = 100A/\mu s$	-	-	90	nC

- Notes: 1: Starting T_J = 25°C, L = 0.27mH, I_{AS} = 20A. 2: Pulse Width = 100s






Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability



Typical Characteristics T_C = 25°C unless otherwise noted

100

If R = 0 $t_{AV} = (L)(t_{AS})/(1.3^*RATED \ BV_{DSS} - V_{DD})$ $t_{AV} = (L/R) ln[(t_{AS}^*R)/(1.3^*RATED \ BV_{DSS} - V_{DD}) + 1]$ STARTING $T_J = 25^\circ C$ 1

0.001

0.01

0.01

0.1

1


10 t_{AV} TIME IN AVALANCHE (ms)

Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability







Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. Drain to Source On Resistance vs Drain Current

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

Typical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage





Figure 14. Gate Charge Waveforms for Constant Gate Currents

Test Circuits and Waveforms







Figure 15. Unclamped Energy Test Circuit

Figure 16. Unclamped Energy Waveforms







Figure 17. Gate Charge Test Circuit

Figure 18. Gate Charge Waveforms






Figure 19. Switching Time Test Circuit

Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of $P_{\mbox{\scriptsize DM}}$ is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeter square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared





Figure 21. Thermal Resistance vs Mounting
Pad Area



.MODEL MstroMOD NMOS (VTO=4.16 KP=32 IS=1e-30 N=10 TOX=1 L=1u W=1u)

.MODEL MmedMOD NMOS (VTO=3.48 KP=2.7 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.86)

.MODEL MweakMOD NMOS (VTO=2.97 KP=0.04 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=18.6 RS=0.1)

.MODEL RbreakMOD RES (TC1=1.05e-3 TC2=-1.1e-8)

.MODEL RdrainMOD RES (TC1=1.6e-2 TC2=4e-5)

MODEL RSLCMOD RES (TC1=3.0e-3 TC2=2.9e-6)

.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)

.MODEL RvthresMOD RES (TC1=-4.1e-3 TC2=-1.4e-5)

.MODEL RytempMOD RES (TC1=-3.5e-3 TC2=1.3e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.0 VOFF=-2.0)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.0 VOFF=-5.0)


.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.4 VOFF=0.3)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.3 VOFF=-0.4)

.ENDS


Note: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley

```
SABER Electrical Model
REV May 2002
template FDB3682 n2,n1,n3
electrical n2,n1,n3
var i iscl
dp..model dbodymod = (isl=2.4e-12,rs=4.4e-3,trs1=2.0e-3,trs2=4.5e-7,cjo=9e-10,m=0.57,tt=2.9e-8,xti=4.0)
dp..model dbreakmod = (rs=0.6.trs1=1.4e-3.trs2=-5e-5)
dp..model dplcapmod = (cjo=2.7e-10,isl=10e-30,nl=10,m=0.56)
m..model mstrongmod = (type=_n,vto=4.16,kp=32,is=1e-30, tox=1)
m..model mmedmod = (type=_n, vto=3.48, kp=2.7, is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=2.97,kp=0.04,is=1e-30, tox=1,rs=0.1) sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-5,voff=-2)
                                                                                                             I DRAIN
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2,voff=-5)
                                                                     DPLCAP
                                                                                                                       DRAIN
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.4,voff=0.3)
                                                                 10
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.3,voff=-0.4)
                                                                                                             RLDRAIN
c.ca n12 n8 = 4e-10
                                                                               ≷RSLC1
c.cb n15 n14 = 5.5e-10
                                                                                51
                                                                  RSLC2 ₹
c.cin n6 n8 = 1.22e-9
                                                                                  ISCI
dp.dbody n7 n5 = model=dbodymod
                                                                                            DBREAK 3
dp.dbreak n5 n11 = model=dbreakmod
                                                                                RDRAIN
dp.dplcap n10 n5 = model=dplcapmod
                                                                <u>6</u>
8
                                                          FSG
                                                                                                    11
                                                                                                             DBODY
                                                                     EVTHRES
spe.ebreak n11 n7 n17 n18 = 108
                                                                        19
                                                                                              MWEAK
                                         I GATE
                                                         EVTEMP
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
                                                                                              EBREAK
                                                                                  ←MMED
                                                        20
spe.esg n6 n10 n6 n8 = 1
                                                                          MSTRO
                                        RLGATE
spe.evthres n6 n21 n19 n8 = 1
                                                                                                             LSOURCE
                                                                          CIN
spe.evtemp n20 n6 n18 n22 = 1
                                                                                                                      SOURCE
                                                                                           RSOURCE
i.it n8 n17 = 1
                                                                                                            RLSOURCE
I.lgate n1 n9 = 5.96e-9
                                                                                                 RBREAK
I.ldrain n2 n5 = 1.0e-9
I.lsource n3 n7 = 3.19e-9
                                                                                                         ₹RVTEMP
                                                         S<sub>1</sub>B
                                                                   o S2B
                                                                13
                                                                                                           19
res.rlgate n1 n9 = 59.6
                                                    CA
                                                                                            IT
                                                                                               (4)
                                                                               14
res.rldrain n2 n5 = 10
                                                                                                             VBAT
res.rlsource n3 n7 = 31.9
                                                            EGS
                                                                       EDS
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                 RVTHRES
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=1.05e-3,tc2=-1.1e-8
res.rdrain n50 n16 = 10.5e-3, tc1=1.6e-2,tc2=4e-5
res.rgate n9 n20 = 1.86
res.rslc1 n5 n51 = 1.0e-6, tc1=3.0e-3,tc2=2.9e-6
res.rslc2 n5 n50 = 1.0e3
res.rsource n8 n7 = 11.9e-3, tc1=1e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-4.1e-3,tc2=-1.4e-5
res.rvtemp n18 n19 = 1, tc1=-3.5e-3,tc2=1.3e-6
sw vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
|sc| = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/70))** 2.5))
```



Mechanical Dimensions


D2-PAK



Dimensions in Millimeters

Mechanical Dimensions

TO-220



Dimensions in Millimeters





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

2Cool™ FPS™ AccuPower™ AX-CAP®* F-PFS™ FRFFT® BitSiC™

Build it Now™ Green Bridge™ CorePLUS™ Green FPS™ Green FPS™ e-Series™ CorePOWER™

G*max*™ GTO™

IntelliMAX™

and Better™

MegaBuck™

MicroFET™

MicroPak™ MicroPak2™

MillerDrive™

MotionMax™

OPTOLOGIC®

OPTOPLANAR®

mWSaver™

OptoHiT™

MIČROCOUPLER™

ISOPLANAR™

Marking Small Speakers Sound Louder

 $CROSSVOLT^{TM}$ CTL™

Current Transfer Logic™ DEUXPEED®

Dual Cool™ EcoSPARK® EfficentMax™

ESBC™ Fairchild® Fairchild Semiconductor®

FACT Quiet Series™ FAST® FastvCore™ FETBench™

(1)_® PowerTrench® Global Power ResourceSM PowerXS™

Programmable Active Droop™

QFET® QS™ Quiet Series™ RapidConfigure[™] тм

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

STEALTH™ SuperFET® SuperSOT™-3

SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™

SYSTEM ®*
GENERAL
TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinvPWM™ TinyWire™ TranSiC[®]

TriFault Detect™ TRUECURRENT®* μSerDes™

UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty issues that may arise.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 164

^{*}Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative