



## **Data Sheet January 2004**

# **3A, 55V, 0.070 Ohm, N-Channel UltraFET Power MOSFET**



This N-Channel power MOSFET is manufactured using the innovative UltraFET® process. This advanced process technology achieves the

lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, lowvoltage bus switches, and power management in portable and battery operated products.

Formerly developmental type TA75309.

# **Ordering Information**



NOTE: HUF75309T3ST is available only in tape and reel.

## **Features**

- 3A, 55V
- Ultra Low On-Resistance,  $r_{DS(ON)} = 0.070 \Omega$
- Diode Exhibits Both High Speed and Soft Recovery
- Temperature Compensating PSPICE<sup>®</sup> Model
- Thermal Impedance SPICE Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
	- TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

## **Symbol**



# **Packaging**





**Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html For severe environments, see our Automotive HUFA series.**

**All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.**

# **Absolute Maximum Ratings** T<sub>A</sub> = 25<sup>o</sup>C, Unless Otherwise Specified



*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

#### NOTE:

1.  $T_J = 25^{\circ}C$  to 125<sup>o</sup>C.

# **Electrical Specifications** T<sub>A</sub> = 25<sup>o</sup>C, Unless Otherwise Specified



## **Source to Drain Diode Specifications**



NOTE:

2. 110<sup>o</sup>C/W measured using FR-4 board with 0.164 in<sup>2</sup> footprint for 1000 seconds.

# **Typical Performance Curves**







**FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs AMBIENT TEMPERATURE**











# **Typical Performance Curves (Continued)**









**FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE**







**FIGURE 8. TRANSFER CHARACTERISTICS FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE**



**FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE**

# **Typical Performance Curves (Continued)**



FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.



**FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT**



#### **FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 15. UNCLAMPED ENERGY WAVEFORMS**





#### **Test Circuits and Waveforms**





## **Test Circuits and Waveforms (Continued)**



## **Thermal Resistance vs. Mounting Pad Area**

The maximum rated junction temperature,  $T_{J(MAX)}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{D(MAX)}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (<sup>o</sup>C), and thermal impedance  $R_{\theta JA}$  (<sup>o</sup>C/W) must be reviewed to ensure that  $T_{J(MAX)}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$
P_{D(MAX)} = \frac{(T_{J(MAX)} - T_A)}{R_{\theta JA}}
$$
 (EQ. 1)

In using surface mount devices such as the SOT-223 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of the  $P_{D(MAX)}$  is complex and influenced by many factors:

- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 20 defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow.This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications



can be evaluated using the Fairchildl device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.



Displayed on the curve are the three  $R_{\theta JA}$  values listed in the Electrical Specifications table. The three points were chosen to depict the compromise between the copper board area, the thermal resistance and ultimately the power dissipation,  $P_{D(MAX)}$ . Thermal resistances corresponding to other component side copper areas can be obtained from Figure 20 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$
R_{\theta J A} = 77.6 - 17.9 \times \ln(\text{Area})
$$
 (EQ. 2)

## **PSPICE Electrical Model**

.SUBCKT HUF75309T3ST 2 1 3 ; REV December 97

CA 12 8 5.0e-10 CB 15 14 5.0e-10 CIN 6 8 3.27e-10

**DPLCAP 5 DRAIN** DBODY 7 5 DBODYMOD **2 10** DBREAK 5 11 DBREAKMOD **RLDRAIN RSLC1** DPLCAP 10 5 DPLCAPMOD **DBREAK 51 RSLC2 +** EBREAK 11 7 17 18 58.46 **5 51 ESLC 11** EDS 14 8 5 8 1 EGS 13 8 6 8 1 **- 50 + -** ESG 6 10 6 8 1 **RDRAIN 17 18 DBODY** EVTHRES 6 21 19 8 1 **6 8 EBREAK ESG** EVTEMP 20 6 18 22 1 **- EVTHRES**  $\frac{1}{16}$ **+ 21 19 + - MWEAK EVTEMP LGATE 8** IT 8 17 1 GATE **\_\_ mm\_\_\_\_ RGATE + - 6 18 22 MMED** i∢ **1** ĸ LDRAIN 2 5 1e-9 **9 20** li. **MSTRO** LGATE 1 9 2.71e-9 **RLGATE** LSOURCE 3 7 5.6e-10 **LSOURCE CIN SOURCE 8**  $\sim$ **7** MMED 16 6 8 8 MMEDMOD **3** MSTRO 16 6 8 8 MSTROMOD **RSOURCE RLSOURCE** MWEAK 16 21 8 8 MWEAKMOD ò  $6_{\text{S2A}}$ **S1A RBREAK** RBREAK 17 18 RBREAKMOD 1 **12 14 15 13 8**  $17 - W \rightarrow 18$ RDRAIN 50 16 RDRAINMOD 5e-3 **13** RGATE 9 20 2.2 **RVTEMP S1B S2B** RLDRAIN 2 5 10 RLGATE 1 9 27.1 **13 19**  $CA \perp \qquad \qquad \frac{13}{4} \qquad \qquad CB$ RLSOURCE 3 7 5.6 **14 IT**  $\ddot{\mathbf{r}}$ **- + +** RSLC1 5 51 RSLCMOD 1e-6 **VBAT** RSLC2 5 50 1e3 **EGS**  $\left(\frac{b}{2}\right)$  **EDS 6**  $\frac{5}{8}$ **8 8 +** RSOURCE 8 7 RSOURCEMOD 4.8e-2 **- - 8** RVTHRES 22 8 RVTHRESMOD 1 **22** RVTEMP 18 19 RVTEMPMOD 1 **RVTHRES** S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*50),3))} .MODEL DBODYMOD D (IS = 3.4e-13 RS = 2.3e-2 TRS1 = 2.2e-3 TRS2 = 1.03e-6 CJO = 6.55e-10 TT = 3.6e-8 M = 0.57) .MODEL DBREAKMOD D (RS = 2.8e-1 TRS1 = 1e-4 TRS2 = 2.25e-5) .MODEL DPLCAPMOD D  $(CJO = 4e-10$   $IS = 1e-30$   $N = 10$   $M = 0.75$ ) .MODEL MMEDMOD NMOS (VTO =  $3.35$  KP =  $3$  IS = 1e- $30$  N =  $10$  TOX =  $1$  L =  $1u$  W =  $1u$  RG =  $2.2$ ) .MODEL MSTROMOD NMOS (VTO =  $3.65$  KP =  $16$  IS =  $1e-30$  N =  $10$  TOX =  $1$  L =  $1u$  W =  $1u$ ) .MODEL MWEAKMOD NMOS (VTO = 2.97 KP = 0.125 LAMBDA = 1e-3 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 22 RS = 0.1) .MODEL RBREAKMOD RES (TC1 = 1.07e-3 TC2 = -5.2e-7) .MODEL RDRAINMOD RES (TC1 = 5.25e-2 TC2 = 1.08e-4) .MODEL RSLCMOD RES (TC1 = 3.3e-3 TC2 = 1.03e-7) .MODEL RSOURCEMOD RES  $(TC1 = 0 TC2 = 0)$ .MODEL RVTHRESMOD RES (TC1 = -3.15e-3 TC2 = -9.41e-6)

.MODEL RVTEMPMOD RES (TC1 = -1.61e-3 TC2 = 1.37e-6)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -7.25 VOFF= -4.25) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -4.25 VOFF= -7.25) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF =  $0.1$  VON = 0 VOFF= 2.5) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF =  $0.1$  VON =  $2.5$  VOFF= $0$ )

#### .ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

**LDRAIN**

# **SPICE Thermal Model**

REV December 97

HUF75309T3ST

CTHERM1 7 6 7.5e-5 CTHERM2 6 5 4.0e-4 CTHERM3 5 4 1.7e-3 CTHERM4 4 3 1.5e-2 CTHERM5 3 2 7.1e-2 CTHERM6 2 1 5.9e-1

RTHERM1 7 6 7.0e-2 RTHERM2 6 5 2.7e-1 RTHERM3 5 4 2.0 RTHERM4 4 3 3.5 RTHERM5 3 2 30 RTHERM6 2 1 80



#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.



#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

