# MOSFET – Power, Single, N-Channel 60 V, 61 A, 12 mΩ

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5844NLWF Wettable Flanks Product
- NVMFS Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	60	V
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain Cur-		T <sub>mb</sub> = 25°C	I <sub>D</sub>	61	Α
rent R $_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady	T <sub>mb</sub> = 100°C		43	
Power Dissipation	State	T <sub>mb</sub> = 25°C	$P_{D}$	107	W
R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)		T <sub>mb</sub> = 100°C		54	
Continuous Drain Current R <sub>0.IA</sub> (Notes 1, 3,		T <sub>A</sub> = 25°C	I <sub>D</sub>	11.2	Α
4)	Steady State	T <sub>A</sub> = 100°C		8.0	
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	3.7	W
R <sub>θJA</sub> (Notes 1 & 3)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	247	Α
Current Limited by Package T <sub>A</sub> = 25°C (Note 4)			I <sub>DmaxPkg</sub>	80	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			IS	60	Α
Single Pulse Drain-to-Source Avalanche Energy ( $T_J$ = 25°C, $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_{L(pk)}$ = 31 A, L = 0.1 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	48	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			$T_L$	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	1.4	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	41	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.



#### ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	12 mΩ @ 10 V	61 A
60 V	16 mΩ @ 4.5 V	OTA



**N-CHANNEL MOSFET** 





A = Assembly Location

Y = Year

W = Work Week

ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


- Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
   Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				57		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25 °C			1	
		V <sub>DS</sub> = 60 V	T <sub>J</sub> = 125°C			100	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)					•	•	•
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$		1.5		2.3	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10 A		10.2	12	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 10 A		13	16	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 10 A			27		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE				•	•	
Input Capacitance	C <sub>ISS</sub>				1460		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			150		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				96		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 10 A			30		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 10 A			15		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.0		
Gate-to-Source Charge	Q <sub>GS</sub>				4.0		
Gate-to-Drain Charge	$Q_{GD}$				8.0		
Plateau Voltage	$V_{GP}$				3.0		V
Gate Resistance	R <sub>G</sub>				0.62		Ω
SWITCHING CHARACTERISTICS (Note 6)						•	
Turn-On Delay Time	t <sub>d(ON)</sub>				12		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 48 V, $I_{D}$ = 10 A, $R_{G}$ = 2.5 $\Omega$			25		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				20		
Fall Time	t <sub>f</sub>				10		
DRAIN-SOURCE DIODE CHARACTERISTIC	cs						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.79	1.2	
		T <sub>J</sub> = 125°C		0.65		V	
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 10 \text{ A}$			19		
Charge Time	ta				13		ns
Discharge Time	t <sub>b</sub>				6.0		
Reverse Recovery Charge	$Q_{RR}$				15		nC

- 5. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.
- 6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response


#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NTMFS5844NLT1G	5844NL	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLT1G	V5844L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLWFT1G	5844LW	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLT3G	V5844L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5844NLWFT3G	5844LW	DFN5 (Pb-Free)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

# **DFN5 5x6, 1.27P (SO-8FL)**CASE 488AA ISSUE H



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically discibility including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative