# MOSFET – Power, Single N-Channel 40 V, 0.92 mΩ, 300 A

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5C410NWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V
Gate-to-Source Voltage			V <sub>GS</sub>	±20	٧
Continuous Drain	Steady	T <sub>C</sub> = 25°C	I <sub>D</sub>	300	Α
Current R <sub>θJC</sub> (Notes 1, 3)		T <sub>C</sub> = 100°C		212	
Power Dissipation	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	166	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		83	
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	46	Α
Current R <sub>θJA</sub> (Notes 1, 2, 3)		T <sub>A</sub> = 100°C		32	
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	3.9	W
R <sub>θJA</sub> (Notes 1 & 2)		T <sub>A</sub> = 100°C		1.9	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	900	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to + 175	°C
Source Current (Body Diode)			IS	158	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 34 A)			E <sub>AS</sub>	578	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	0.9	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	39	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



## ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	0.92 m $\Omega$ @ 10 V	300 A




**N-CHANNEL MOSFET** 



STYLE 1

ZZ



XXXXXX = 5C410N

(NVMFS5C410N) or

410NWF

= Lot Traceability

(NVMFS5C410NWF)

A = Assembly Location
Y = Year
W = Work Week

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25 °C				10	^
		V <sub>DS</sub> = 40 V	T <sub>J</sub> = 125°C			100	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V				100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$		2.5		3.5	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-8.6		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 50 A		0.76	0.92	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> =15 V, I <sub>D</sub>	= 50 A		190		S
CHARGES, CAPACITANCES & GATE RES	ISTANCE						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			6100		pF
Output Capacitance	C <sub>OSS</sub>				3400		
Reverse Transfer Capacitance	C <sub>RSS</sub>				70		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 50 A			86		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 50 A			18		nC
Gate-to-Source Charge	$Q_{GS}$				28		
Gate-to-Drain Charge	$Q_{GD}$				14		
Plateau Voltage	$V_{GP}$				4.9		V
SWITCHING CHARACTERISTICS (Note 5)							
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 32 V, $I_{D}$ = 50 A, $R_{G}$ = 2.5 $\Omega$			54		
Rise Time	t <sub>r</sub>				162		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				227		
Fall Time	t <sub>f</sub>				173		
DRAIN-SOURCE DIODE CHARACTERIST	ics						
Forward Diode Voltage	e Voltage $V_{SD} \qquad V_{GS} = 0 \text{ V,} \\ I_{S} = 50 \text{ A}$	V <sub>GS</sub> = 0 V.	T <sub>J</sub> = 25°C		0.8	1.2	١,,
		$I_S = 50 \text{ A}$	T <sub>J</sub> = 125°C		0.65		<b>-</b>
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 50 \text{ A}$			91		ns
Charge Time	t <sub>a</sub>				42		
Discharge Time	t <sub>b</sub>				49		
Reverse Recovery Charge	Q <sub>RR</sub>				159		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ . 5. Switching characteristics are independent of operating junction temperatures.

## **TYPICAL CHARACTERISTICS**





Figure 5. On–Resistance Variation with Temperature

T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 6. Drain-to-Source Leakage Current vs. Voltage

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)


## **TYPICAL CHARACTERISTICS**



V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V) 8 7 6  $Q_{GS}$  $Q_{GD}$ 5 3  $V_{DS} = 20 V$  $T_J = 25^{\circ}C$  $I_{D} = 50 \text{ A}$ 10 20 50 70 Q<sub>G</sub>, GATE CHARGE (nC)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source Voltage vs. Charge







Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current






Figure 11. Safe Operating Area

Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche





Figure 13. Thermal Characteristics

## **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5C410NT1G	5C410N	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C410NWFT1G	410NWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS5C410NT3G	5C410N	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5C410NWFT3G	410NWF	DFN5 (Pb-Free, Wettable Flanks)	5000 / Tape & Reel
NVMFS5C410NAFT1G	5C410N	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C410NWFAFT1G	410NWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold O

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative