# MOSFET – Power, Single N-Channel 60 V, 4.0 m $\Omega$ , 100 A

### **NVMYS4D1N06CL**

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- LFPAK4 Package, Industry Standard
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	60	V
Gate-to-Source Voltage	9		$V_{GS}$	±20	V
Continuous Drain Current Raic	Steady T <sub>C</sub> = 25°C		I <sub>D</sub>	100	Α
(Notes 1, 2, 3)	State	T <sub>C</sub> = 100°C		71	
Power Dissipation		T <sub>C</sub> = 25°C	$P_{D}$	79	W
R <sub>θJC</sub> (Notes 1, 2)		T <sub>C</sub> = 100°C		40	
Continuous Drain Current R <sub>0.IA</sub>	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	22	Α
(Notes 1, 2, 3)	State	T <sub>A</sub> = 100°C		15	
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	3.7	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	820	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			I <sub>S</sub>	100	Α
Single Pulse Drain-to-Source Avalanche Energy ( $T_J = 25$ °C, $I_{L(pk)} = 5$ A)			E <sub>AS</sub>	185	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	1.9	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	39	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



#### ON Semiconductor®


#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	4.0 mΩ @ 10 V	100 A
00 V	5.7 mΩ @ 4.5 V	100 A





#### LFPAK4 CASE 760AB



4D1N06CL = Specific Device Code A = Assembly Location

WL =Wafer Lot Y = Year W = Work Week

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				28		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V.	T <sub>J</sub> = 25°C			10	
		$V_{GS} = 0 \text{ V},$ $V_{DS} = 48 \text{ V}$	T <sub>J</sub> = 125°C			250	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= 20 V			100	nA
ON CHARACTERISTICS (Note 4)					-		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D} = 80 \mu A$		1.2		2.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.4		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 50 A		3.3	4.0	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 50 A		4.6	5.7	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 50 A		105		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE				-		
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			2200		
Output Capacitance	C <sub>OSS</sub>				900		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				17		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 30 V; I <sub>D</sub> = 50 A			16		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 30 V; I <sub>D</sub> = 50 A			34		1
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 30 V; I <sub>D</sub> = 50 A			1.5		nC
Gate-to-Source Charge	$Q_{GS}$				5.6		
Gate-to-Drain Charge	$Q_{GD}$				5.1		
Plateau Voltage	$V_{GP}$				2.8		V
SWITCHING CHARACTERISTICS (Note 5)					-		
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub>	s = 30 V,		15		- ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 50 \text{ A}, R_G =$	2.5 Ω		24		
Fall Time	t <sub>f</sub>				5.0		1
DRAIN-SOURCE DIODE CHARACTERISTIC	s				-		
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.88	1.2	'
		I <sub>S</sub> = 50 A T <sub>J</sub> =			0.78		V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, dIS/dt = 100 A/ $\mu$ s, I <sub>S</sub> = 50 A			41		
Charge Time	t <sub>a</sub>				21		ns
Discharge Time	t <sub>b</sub>				20		1
Reverse Recovery Charge	Q <sub>RR</sub>				32		nC
	•				•		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**






Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area

Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

1E-02

#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Characteristics


#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMYS4D1N06CLTWG	4D1N06CL	LFPAK4 (Pb-Free)	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS


## LFPAK4 5x6 CASE 760AB **ISSUE A** Α L1 b (4X) 0.25**(M)** A 1/2e SIDE VIEW **TOP VIEW**



DETAIL 'A' SCALE: 2:1







RECOMMENDED MOUNTING **FOOTPRINT** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH PROTRUSIONS, OR BURRS. MOLD FLASH PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.150mm PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

UNIT IN MILLIMETER						
DIM	MIN	NOM	MAX			
Α	1.10	1.20	1.30			
A1	0.00	0.08	0.15			
A2	1.10	1.15	1.20			
А3		0.25				
A4	0.45	0.50	0.55			
b	0.40	0.45	0.50			
b2	3.80	4.10	4.40			
b3	2.00	2.10	2.20			
b4	0.70	0.80	0.90			
С	0.19	0.22	0.25			
c2	0.19	0.22	0.25			
D	4.05	4.15	4.25			
D1	-	-	4.20			
D2	3.0	3.10	3.20			
D3	0.30	0.40	0.50			
Е	4.80	4.90	5.00			
E1	3.10	3.20	3.30			
E2	5.00	5.15	5.30			
е	1.27 BSC					
Н	6.00	6.15	6.30			
L	0.40	0.65	0.85			
L1	0.80	0.90	1.00			
L2	0.80	1.05	1.30			
q	0°	4°	8°			

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. Coverage may be accessed at <a href="https://www.onsemi.com/site/par/-atent\_-warking.pgr">www.onsemi.com/site/par/-atent\_-warking.pgr</a>. On Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative