<u>MOSFET</u> – Power, Single N-Channel, μ**8FL** 30 V, 5.9 mΩ, 55 A

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- NVTFS4C08NWF Wettable Flanks Product
- NVT Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

			,		-
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain Current R _{R.IA}		T _A = 25°C	۱ _D	17	А
(Notes 1, 2, 4)		T _A = 100°C		12	
Power Dissipation $R_{\theta JA}$		T _A = 25°C	PD	3.1	W
(Note 1, 2, 4)	Steady	$T_A = 100^{\circ}C$		1.6	
Continuous Drain Current R _{θJC} (Note 1,	State	$T_A = 25^{\circ}C$	Ι _D	55	
3, 4)		T _A = 100°C		39	A
Power Dissipation		T _A = 25°C	PD	31	W
R _{θJC} (Note 1, 3, 4)		T _A = 100°C		15	
Pulsed Drain Current	T _A = 25°0	C, t _p = 10 μs	I _{DM}	253	А
Operating Junction and Storage Temperature			T _J , T _{stg}	–55 to +175	°C
Source Current (Body Diode)			ا _S	28	А
Single Pulse Drain–to–Source Avalanche Energy (T _J = 25°C, I _L = 20 A _{pk} , L = 0.1 mH)			E _{AS}	20	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Drain) (Notes 1 and 4)	$R_{\theta JC}$	4.9	°C/W
Junction-to-Ambient – Steady State (Notes 1 and 2)	R_{\thetaJA}	48	0/11

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm² 2 oz. Cu pad.
- Assumes heat-sink sufficiently large to maintain constant case temperature independent of device power.
- 4. Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.





ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX	
30 V	5.9 mΩ @ 10 V	55 A	
	9.0 mΩ @ 4.5 V	55 K	

N-Channel MOSFET





	NVMTS4C08N
08WF	= Specific Device Code of
	NVTFS4C08NWF
А	= Assembly Location
Y	= Year
WW	= Work Week
•	= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION


See detailed ordering and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = 250 μ A		30			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				13.8		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$			1.0	1	
		V _{DS} = 24 V	$T_J = 125^{\circ}C$			10	μA	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	_S = ±20 V			±100	nA	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= 250 μA	1.3		2.2	V	
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.0		mV/°C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		4.7	5.9	0	
		V _{GS} = 4.5 V	I _D = 18 A		7.2	9.0	mΩ	
Forward Transconductance	9 _{FS}	V _{DS} = 1.5 V, I	_D = 15 A		42		S	
Gate Resistance	R _G	T _A = 25	°C		1.0		Ω	
CHARGES AND CAPACITANCES		•				-		
Input Capacitance	C _{ISS}				1113		pF	
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1 MH	łz, V _{DS} = 15 V		702			
Reverse Transfer Capacitance	C _{RSS}				39		1	
Capacitance Ratio	C _{RSS} /C _{ISS}	V _{GS} = 0 V, V _{DS} = 15 V, f = 1 MHz			0.035			
Total Gate Charge	Q _{G(TOT)}				8.4			
Threshold Gate Charge	Q _{G(TH)}				1.8			
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 30 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 30 \text{ A}$			3.5		nC	
Gate-to-Drain Charge	Q _{GD}				3.3			
Gate Plateau Voltage	V _{GP}				3.4		V	
Total Gate Charge	Q _{G(TOT)}				18.2		nC	
SWITCHING CHARACTERISTICS (Note 6)								
Turn–On Delay Time	t _{d(ON)}				9.0			
Rise Time	t _r	V _{CS} = 4.5 V. Vr	ve = 15 V.		33		ns	
Turn-Off Delay Time	t _{d(OFF)}	V _{GS} = 4.5 V, V _E I _D = 15 A, R _G	$= 3.0 \Omega$		15			
Fall Time	t _f	•			4.0		1	
Turn–On Delay Time	t _{d(ON)}	V_{GS} = 10 V, V _{DS} = 15 V, I _D = 15 A, R _G = 3.0 Ω			7.0		ns	
Rise Time	t _r				26			
Turn-Off Delay Time	t _{d(OFF)}				19			
Fall Time	t _f				3.0			
DRAIN-SOURCE DIODE CHARACTERISTIC	s							
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$		0.79	1.1	Τ	
		$I_{\rm S} = 10 \rm{A}$	T _J = 125°C		0.66		- V	
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dIS/dt = 100 A/µs, I _S = 30 A			28.3			
Charge Time	ta				14.5		ns	
Discharge Time	t _b				13.8			
Reverse Recovery Charge	Q _{RR}				15.3		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
5. Pulse Test: pulse width ≤ 300 µs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




ORDERING INFORMATION

Device	Package	Shipping [†]
NVTFS4C08NTAG	WDFN8 (Pb-Free)	1500 / Tape & Reel
NVTFS4C08NWFTAG	WDFN8 (Pb-Free)	1500 / Tape & Reel
NVTFS4C08NTWG	WDFN8 (Pb-Free)	5000 / Tape & Reel
NVTFS4C08NWFTWG	WDFN8 (Pb-Free)	5000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

WDFN8 3.3x3.3, 0.65P CASE 511AB **ISSUE D**




DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

NOTES:


3.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00		0.05	0.000		0.002	
b	0.23	0.30	0.40	0.009	0.012	0.016	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D		3.30 BSC		0	.130 BSC)	
D1	2.95	3.05	3.15	0.116	0.120	0.124	
D2	1.98	2.11	2.24	0.078	0.083	0.088	
E		3.30 BSC		0.130 BSC			
E1	2.95	3.05	3.15	0.116	0.120	0.124	
E2	1.47	1.60	1.73	0.058	0.063	0.068	
E3	0.23	0.30	0.40	0.009	0.012	0.016	
е		0.65 BSC	;	0.026 BSC			
G	0.30	0.41	0.51	0.012	0.016	0.020	
к	0.65	0.80	0.95	0.026	0.032	0.037	
L	0.30	0.43	0.56	0.012	0.017	0.022	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
м	1.40	1.50	1.60	0.055	0.059	0.063	
θ	0 °		12 °	0 °		12 °	

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors hamless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative