



## N-channel 600 V, 0.14 Ω typ., 20 A MDmesh™ M2 Power MOSFET in a D<sup>2</sup>PAK package

Datasheet - production data



**Figure 1: Internal schematic diagram**



### Features

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STB26N60M2	650 V	0.165 Ω	20 A	169 W

- Extremely low gate charge
- Excellent output capacitance (C<sub>oss</sub>) profile
- 100% avalanche tested
- Zener-protected

### Applications

- Switching applications

### Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

**Table 1: Device summary**

Order code	Marking	Package	Packing
STB26N60M2	26N60M2	D <sup>2</sup> PAK	Tape and reel

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics .....</b>	<b>4</b>
2.1	Electrical characteristics (curves) .....	6
<b>3</b>	<b>Test circuits .....</b>	<b>8</b>
<b>4</b>	<b>Package information .....</b>	<b>9</b>
4.1	D <sup>2</sup> PAK package information.....	9
4.2	D <sup>2</sup> PAK packing information .....	12
<b>5</b>	<b>Revision history .....</b>	<b>14</b>

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	$\pm 25$	V
$I_D$	Drain current (continuous) at $T_{case} = 25^\circ C$	20	A
	Drain current (continuous) at $T_{case} = 100^\circ C$	13	
$I_{DM}^{(1)}$	Drain current (pulsed)	80	A
$P_{TOT}$	Total dissipation at $T_{case} = 25^\circ C$	169	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns
$dv/dt^{(3)}$	MOSFET dv/dt ruggedness	50	
$T_{stg}$	Storage temperature range	-55 to 150	$^\circ C$
$T_j$	Operating junction temperature range		

**Notes:**

(1) Pulse width is limited by safe operating area.

(2)  $I_{SD} \leq 20$  A,  $dI/dt=400$  A/ $\mu$ s;  $V_{DS(\text{peak})} < V_{(BR)DSS}$ ,  $V_{DD} = 80\%$   $V_{(BR)DSS}$ .(3)  $V_{DS} \leq 480$  V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.74	$^\circ C/W$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	30	

**Notes:**(1) When mounted on a 1-inch<sup>2</sup> FR-4, 2 Oz copper board.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
$I_{AR}^{(1)}$	Avalanche current, repetitive or not repetitive	3.8	A
$E_{AS}^{(2)}$	Single pulse avalanche energy	250	mJ

**Notes:**(1) Pulse width limited by  $T_{jmax}$ .(2) starting  $T_j = 25^\circ C$ ,  $I_D = I_{AR}$ ,  $V_{DD} = 50$  V.

## 2 Electrical characteristics

( $T_{case} = 25^\circ\text{C}$  unless otherwise specified)

**Table 5: Static**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}$ , $I_D = 1 \text{ mA}$	600			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 600 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}$ , $V_{DS} = 600 \text{ V}$ , $T_{case} = 125^\circ\text{C}$ <sup>(1)</sup>			100	
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0 \text{ V}$ , $V_{GS} = \pm 25 \text{ V}$			$\pm 10$	$\mu\text{A}$
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}$ , $I_D = 10 \text{ A}$		0.14	0.165	$\Omega$

**Notes:**

<sup>(1)</sup>Defined by design, not subject to production test.

**Table 6: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 100 \text{ V}$ , $f = 1 \text{ MHz}$ , $V_{GS} = 0 \text{ V}$	-	1360	-	pF
$C_{oss}$	Output capacitance		-	88	-	
$C_{rss}$	Reverse transfer capacitance		-	2	-	
$C_{oss eq.}$ <sup>(1)</sup>	Equivalent output capacitance	$V_{DS} = 0$ to $480 \text{ V}$ , $V_{GS} = 0 \text{ V}$	-	124	-	pF
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}$ , $I_D = 0 \text{ A}$	-	4	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}$ , $I_D = 20 \text{ A}$ , $V_{GS} = 0$ to $10 \text{ V}$ (see <i>Figure 15: "Test circuit for gate charge behavior"</i> )	-	34	-	nC
$Q_{gs}$	Gate-source charge		-	5.6	-	
$Q_{gd}$	Gate-drain charge		-	16.3	-	

**Notes:**

<sup>(1)</sup>  $C_{oss eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}$ , $I_D = 10 \text{ A}$ $R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$ (see <i>Figure 14: "Test circuit for resistive load switching times"</i> and <i>Figure 19: "Switching time waveform"</i> )	-	20.2	-	ns
$t_r$	Rise time		-	8	-	
$t_{d(off)}$	Turn-off delay time		-	66	-	
$t_f$	Fall time		-	10	-	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		20	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		80	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$ , $I_{SD} = 20 \text{ A}$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 20 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 60 \text{ V}$ (see <i>Figure 16: "Test circuit for inductive load switching and diode recovery times"</i> )	-	360		ns
$Q_{rr}$	Reverse recovery charge		-	5		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	27		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 20 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 60 \text{ V}$ , $T_j = 150^\circ\text{C}$ (see <i>Figure 16: "Test circuit for inductive load switching and diode recovery times"</i> )	-	556		ns
$Q_{rr}$	Reverse recovery charge		-	8		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	29		A

**Notes:**

(1) Pulse width is limited by safe operating area.

(2) Pulse test: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area




Figure 3: Thermal impedance




Figure 4: Output characteristics




Figure 5: Transfer characteristics




Figure 6: Gate charge vs gate-source voltage












Figure 7: Static drain-source on-resistance




**Figure 8: Capacitance variations****Figure 9: Normalized gate threshold voltage vs temperature****Figure 10: Normalized on-resistance vs temperature****Figure 11: Normalized V(BR)DSS vs temperature****Figure 12: Output capacitance stored energy****Figure 13: Source-drain diode forward characteristics**

### 3 Test circuits


**Figure 14: Test circuit for resistive load switching times**




**Figure 15: Test circuit for gate charge behavior**




**Figure 16: Test circuit for inductive load switching and diode recovery times**




**Figure 17: Unclamped inductive load test circuit**



**Figure 18: Unclamped inductive waveform**



**Figure 19: Switching time waveform**



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

### 4.1 D<sup>2</sup>PAK package information

Figure 20: D<sup>2</sup>PAK (TO-263) type A package outline





Table 9: D<sup>2</sup>PAK (TO-263) type A package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
e		2.54	
e1	4.88		5.28
H	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°

Figure 21: D<sup>2</sup>PAK (TO-263) type A recommended footprint (dimensions are in mm)

## 4.2 D<sup>2</sup>PAK packing information



Figure 22: D<sup>2</sup>PAK type A tape outline

Figure 23: D2PAK type A reel outline

Table 10: D<sup>2</sup>PAK type A tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
T	0.25	0.35			
W	23.7	24.3			

## 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
10-Mar-2017	1	First release.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved