life.augmented

STF10N60DM2

N-channel 600 V, 0.440 Ω typ., 8 A MDmesh[™] DM2 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @ T _{Jmax.}	R _{DS(on)} max.	ID	Ртот
STF10N60DM2	650 V	0.530 Ω	8 A	25 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

• Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh[™] DM2 fast recovery diode series. It offers very low recovery charge (Qrr) and time (trr) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STF10N60DM2	10N60DM2	TO-220FP	Tube

DocID029381 Rev 1

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	9
5	Revisio	on history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
1-	Drain current (continuous) at T _{case} = 25 °C	8	٨
lo	Drain current (continuous) at T _{case} = 100 °C	5	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	32	А
Ртот	Total dissipation at $T_{case} = 25 \text{ °C}$	25	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	40	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/IIS
Viso ⁽⁴⁾	Insulation withstand voltage (RMS) from all three leads to external heat sink	2.5	kV
T _{stg}	Storage temperature range	EE to 150	°C
Tj	Operating junction temperature range	-55 to 150	-0

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ Isp ≤ 8 A, di/dt=900 A/µs; Vps peak < V(BR)pss,Vpp = 400 V

 $^{(3)}$ V_{DS} \leq 480 V.

 $^{(4)}t = 1 \text{ s; } T_C = 25 \text{ °C}$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	5	°C/W
Rthj-amb	Thermal resistance junction-ambient	62.5	-C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar ⁽¹⁾	Avalanche current, repetitive or not repetitive	2	А
E _{AS} ⁽²⁾	Single pulse avalanche energy	300	mJ

Notes:

⁽¹⁾ pulse width limited by T_{jmax}

 $^{(2)}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	600			V
	IDSS Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V$			1.5	
IDSS		$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{case} = 125 \ ^{\circ}C^{(1)}$			100	μA
lgss	Gate-body leakage current	$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 25 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3	4	5	V
RDS(on)	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_D = 4 \text{ A}$		0.440	0.530	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	529	-	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	28	-	рF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.72	-	P
Coss eq. ⁽¹⁾	Equivalent output capacitance	$V_{\text{DS}} = 0$ to 480 V, $V_{\text{GS}} = 0$ V	-	47	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	6.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 8 A, V _{GS} = 10 V	-	15	-	
Qgs	Gate-source charge	(see Figure 15: "Test circuit for	-	3.7	-	nC
Q _{gd}	Gate-drain charge	gate charge behavior")	-	8	-	

Table 6: Dynamic

Notes:

 $^{(1)}$ Coss $_{eq.}$ is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(on)	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 4 \text{ A} \text{ R}_{G} = 4.7 \Omega,$	-	11	-	
tr	Rise time	V _{GS} = 10 V (see Figure 14: "Test circuit for resistive load switching	-	5	-	
t _{d(off)}	Turn-off delay time	times" and Figure 19: "Switching	-	28	-	ns
tr	Fall time	time waveform')	-	11.5	-	





Electrical characteristics

	Table 8: Source-drain diode								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
I _{SD} ⁽¹⁾	Source-drain current		-		8	А			
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		32	А			
Vsd ⁽³⁾	Forward on voltage	$V_{GS}=0~V,~I_{SD}=8~A$	-		1.6	V			
trr	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/μs,	-	90		ns			
Qrr	Reverse recovery charge	I _{SD} = 8 A, di/dt = 100 A/μs, V _{DD} = 60 V (see <i>Figure 16: "Test</i> <i>circuit for inductive load</i> <i>switching and diode recovery</i> <i>times"</i>)	-	225		μC			
I _{RRM}	Reverse recovery current		-	5		А			
trr	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	190		ns			
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}$ (see Figure 16: "Test circuit for inductive load switching and	-	684		nC			
I _{RRM}	Reverse recovery current	diode recovery times")	-	7.2		А			

Notes:

⁽¹⁾ Limited by maximum junction temperature.

 $^{\left(2\right) }$ Pulse width is limited by safe operating area.


 $^{(3)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 250 \ \mu\text{A}, \ I_D = 0 \ \text{A}$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.





500

400

300

200

100

____0 Qg (nC)

16

12

0.46

0.45

0.44

0.43

0.42L

2

4

6

8

 $I_D(A)$



10 VDS

4


8


8


6

4

Electrical characteristics










57

DocID029381 Rev 1

3 Test circuits







DocID029381 Rev 1




57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-220FP package information

Figure 20: TO-220FP package outline



Dim.	mm			
	Min.	Тур.	Max.	
A	4.4		4.6	
В	2.5		2.7	
D	2.5		2.75	
E	0.45		0.7	
F	0.75		1	
F1	1.15		1.70	
F2	1.15		1.70	
G	4.95		5.2	
G1	2.4		2.7	
Н	10		10.4	
L2		16		
L3	28.6		30.6	
L4	9.8		10.6	
L5	2.9		3.6	
L6	15.9		16.4	
L7	9		9.3	
Dia	3		3.2	

Table 10: TO-220FP package mechanical data





5 Revision history

Table 11: Document revision history

Date	Revision	Changes
17-Jun-2016	1	First release.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

