

N-channel 600 V, 0.55 Ω typ., 7.5 A MDmesh[™] M2 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @T _{Jmax.}	RDS(on) max.	ID
STF10N60M2	650 V	0.60 Ω	7.5 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STF10N60M2	10N60M2	TO-220FP	Tube

DocID024712 Rev 4

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.2	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
(1)	Drain current (continuous) at T _{case} = 25 °C	7.5	^
ID(.)	Drain current (continuous) at T _{case} = 100 °C	4.9	A
IDM ⁽²⁾	Drain current (pulsed)	30	Α
Ρτοτ	Total dissipation at T _{case} = 25 °C	25	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	v/ns
Viso ⁽⁵⁾	Insulation withstand voltage (RMS) from all three leads to external heat sink	2500	V
T _{stg}	Storage temperature range	EE to 1EO	°C
Tj	Operating junction temperature range	-55 to 150	-0

Notes:

⁽¹⁾Limited by package.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$ limited by safe operating area.

 $^{(3)}$ Isp ≤ 7.5 A, di/dt ≤ 400 A/µs; Vps peak $< V_{(BR)}$ pss, Vpp = 400 V

 $^{(4)}$ V_{DS} \leq 480 V.

 $^{(5)}t = 1 \text{ s; } T_C = 25 \text{ °C.}$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5 °C	

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar ⁽¹⁾	Avalanche current, repetitive or not repetitive	1.5	А
Eas ⁽²⁾	Single pulse avalanche energy	110	mJ

Notes:

⁽¹⁾ Pulse width limited by T_{jmax}.

 $^{(2)}$ Starting T_j = 25 °C, I_D = I_{AR}, V_{DD} = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	600			V
220	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 600 V$			1	
	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{case} = 125 \ ^{\circ}C^{(1)}$			100	μA
I _{GSS}	Gate-body leakage current	$V_{\text{DS}}=0~\text{V},~V_{\text{GS}}=\pm25~\text{V}$			±10	μA
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 3 \text{ A}$		0.55	0.60	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	400	-	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	22	-	рF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	0.84	-	P
Coss eq. ⁽¹⁾	Equivalent output capacitance	$V_{\text{DS}}=0 \text{ to } 480 \text{ V}, V_{\text{GS}}=0 \text{ V}$	-	83	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	6.4	-	Ω
Qg	Total gate charge	$V_{DD} = 480 V, I_D = 7.5 A,$	-	13.5	-	
Q _{gs}	Gate-source charge	$V_{GS} = 0$ to 10 V (see Figure 15: "Test circuit for gate charge	-	2.1	-	nC
Q _{gd}	Gate-drain charge	behavior")	-	7.2	-	

Table 6: Dynamic

Notes:

 $^{(1)}$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 3.75 \text{ A}$	-	8.8	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	8	-	
$t_{d(\text{off})}$	Turn-off delay time	resistive load switching times"	-	32.5	-	ns
tſ	Fall time	and Figure 19: "Switching time waveform")	-	13.2	-	

Table 7: Switching times



Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		-		7.5	А
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		30	A
Vsd ⁽³⁾	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 7.5 A$	-		1.6	V
trr	Reverse recovery time	$I_{SD} = 7.5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	270		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load	-	2		μC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	14.4		A
trr	Reverse recovery time	I _{SD} = 7.5 A, di/dt = 100 A/μs,	-	376		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	2.8		μC
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	15		A


Notes:


⁽¹⁾ Limited by package.


⁽²⁾ Pulse width is limited by safe operating area.

 $^{(3)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.











DocID024712 Rev 4




57

Electrical characteristics










DocID024712 Rev 4

3 Test circuits







DocID024712 Rev 4




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



4.1 TO-220FP package information







			Package inform
	Table 9: TO-220FP pa	ckage mechanical data	
Dim.		mm	
Dini.	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
29-May-2013	1	First release.
14-Oct-2013	2	Modified: R _G value in <i>Table 6</i> Minor text changes
06-Dec-2013	3	Added: I ² PAKFP package – Modified: title – Modified: R _{DS(on)} typical values in <i>Table 5</i> – Modified: R _G value in <i>Table 6</i> – Modified: <i>Figure 7</i> and I _D value in <i>Figure 10</i> – Added: <i>Table 10</i> , and <i>Figure 21</i> – Minor text changes
09-Mar-2017	4	The device in I ² PAKFP has been removed and this document has been updated accordingly. Updated the title and the description in cover page. Updated <i>Table 4: "Avalanche characteristics"</i> . Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

