STFH13N60M2



N-channel 600 V, 0.35 Ω typ., 11 A MDmesh[™] M2 Power MOSFET in a TO-220FP wide creepage package

Datasheet - production data

Features

Order code	V _{DS} R _{DS(on)} max		ΙD
STFH13N60M2	600 V	0.38 Ω	11 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected
- Wide creepage distance of 4.25 mm between the pins

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

The TO-220FP wide creepage package provides increased surface insulation for Power MOSFETs to prevent failure due to arcing, which can occur in polluted environments.




Figure 1: Internal schematic diagram




Table 1: Device summary

Order code	Marking	Package	Packaging
STFH13N60M2	13N60M2	TO-220FP wide creepage	Tube

DocID029304 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	TO-220FP wide creepage package information	9
5	Revisio	n history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 25	V
ID	Drain current (continuous) at T _C = 25 °C	11 ⁽¹⁾	А
ID	Drain current (continuous) at Tc = 100 °C	7 (1)	А
I _{DM} ⁽²⁾	Drain current (pulsed)	44	А
P _{TOT}	Total dissipation at $T_C = 25 \ ^{\circ}C$	25	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_C = 25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	15	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	v/ns
T _{stg}	Storage temperature range	- 55 to 150	°C
Tj	Operating junction temperature range	- 55 10 150	°C

Notes:

⁽¹⁾Limited by maximum junction temperature.

⁽²⁾Pulse width limited by safe operating area.

 $^{(3)}I_{SD} \leq$ 11 A, di/dt \leq 400 A/µs; V_DS(peak < V(BR)DSS, V_DD $\,=$ 400 V $^{(4)}V_{DS} \leq$ 480 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	5	°C/W
Rthj-amb	Thermal resistance junction-ambient max	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax})$	2.8	А
Eas	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$, $I_D = I_{AR}$; $V_{DD} = 50 \text{ V}$)	125	mJ



2 **Electrical characteristics**

(Tc = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	600			V
	Zero gate voltage	$V_{DS} = 600 V, V_{GS} = 0 V$			1	μA
IDSS	IDSS Zero gate voltage drain current				100	μA
lgss	Gate-body leakage current	$V_{GS}=\pm25~V,~V_{DS}=0~V$			±10	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5.5 \text{ A}$		0.35	0.38	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	580	-	pF
Coss	Output capacitance	$\label{eq:VDS} \begin{array}{l} V_{\text{DS}} = 100 \ \text{V}, \ \text{f} = 1 \ \text{MHz}, \\ V_{\text{GS}} = 0 \ \text{V} \end{array}$	-	32	-	pF
Crss	Reverse transfer capacitance		-	1.1	-	рF
C _{oss eq.} (1)	Equivalent output capacitance	V_{DS} = 0 to 480 V, V_{GS} = 0 V	-	120	-	рF
RG	Intrinsic gate resistance	f = 1 MHz open drain	-	6.6	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 11 A,	-	17	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test	-	2.5	-	nC
Q_{gd}	Gate-drain charge	circuit for gate charge behavior")	-	9	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 5.5 \text{ A},$	-	11	-	ns			
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for resistive	-	10	-	ns			
t _{d(off)}	Turn-off delay time	load switching times" and Figure	-	41	-	ns			
tr	Fall time	19: "Switching time waveform")	-	9.5	-	ns			

Table	7:	Switching times	\$
-------	----	-----------------	----

DocID029304 Rev 2	2
-------------------	---



Electrical characteristics


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		11	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		44	А
Vsd ⁽²⁾	Forward on voltage	$I_{SD} = 11 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.6	V
trr	Reverse recovery time		-	297		ns
Qrr	Reverse recovery charge	I _{SD} = 11 A, di/dt = 100 A/μs, V _{DD} = 60 V (see <i>Figure 16:</i> "Test circuit for inductive load switching and diode recovery times")	-	2.8		μC
I _{RRM}	Reverse recovery current		-	18.5		А
trr	Reverse recovery time	Isp = 11 A. di/dt = 100 A/us.	-	394		ns
Qrr	Reverse recovery charge	I _{SD} = 11 A, di/dt = 100 A/μs, V _{DD} = 60 V, T _i = 150 °C, (see <i>Figure 16: "Test circuit for</i>	-	3.8		μC
IRRM	Reverse recovery current	inductive load switching and diode recovery times")	-	19		А


Notes:


 $^{(1)}\mbox{Pulse}$ width limited by safe operating area.

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%.














STFH13N60M2

57


Electrical characteristics









3 Test circuits









4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-220FP wide creepage package information




Figure 20: TO-220FP wide creepage package outline



STFH13N60M2

Package mechanical data			STFH13N60M2		
	Table 9: TO-220FP wide creepage package mechanical data				
Dim.	mm				
Dim.	Min.	Тур.	Max.		
A	4.60	4.70	4.80		
В	2.50	2.60	2.70		
D	2.49	2.59	2.69		
E	0.46		0.59		
F	0.76		0.89		
F1	0.96		1.25		
F2	1.11		1.40		
G	8.40	8.50	8.60		
G1	4.15	4.25	4.35		
Н	10.90	11.00	11.10		
L2	15.25	15.40	15.55		
L3	28.70	29.00	29.30		
L4	10.00	10.20	10.40		
L5	2.55	2.70	2.85		
L6	16.00	16.10	16.20		
L7	9.05	9.15	9.25		
Dia	3.00	3.10	3.20		



5 Revision history

Table 10: Document revision history

Date	Revision	Changes	
12-May-2016	1	Initial release	
10-Jun-2016	2	Document status promoted from preliminary to production data.	



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

