

STL120N4F6AG

Automotive-grade N-channel 40 V, 2.9 mΩ typ., 55 A STripFET™ F6 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STL120N4F6AG	40 V	3.6 mΩ	55 A



- AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss
- Wettable flank package

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFET $^{\text{TM}}$ F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{\text{DS(on)}}$ in all packages.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL120N4F6AG	120N4F6	PowerFLAT™ 5x6	Tape and reel

Contents STL120N4F6AG

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 WF type R package information	9
	4.2	PowerFLAT™ 5x6 WF packing information	12
5	Revisio	n history	14

STL120N4F6AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±20	V
V _{DS}	Drain-source voltage	40	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	55	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	55	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	220	Α
Ртот	Total dissipation at T _C = 25 °C	115	W
T _{stg}	Storage temperature range		°C
Tj	Operating junction temperature range		°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.3	°C ///
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lav	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	20	Α
Eas	Single pulse avalanche energy $(T_j = 25 ^{\circ}\text{C}, I_C = I_{AV}, V_{DD} = 25 \text{V})$	200	mJ

 $^{^{(1)}}$ Drain current is limited by package, the current capability of the silicon is 120 A at 25 °C.

 $[\]ensuremath{^{(2)}}\mbox{Pulse}$ width is limited by safe operating area.

 $^{^{(1)}}$ When mounted on 1 inch² 2 Oz. Cu board, t \leq 10 s

2 Electrical characteristics

(T_C= 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V
	Zoro gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V},$ $Tj = 125 \text{ °C}^{(1)}$			10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS}=V_{GS},\ I_D=250\ \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 13 A		2.9	3.6	mΩ

Notes:

Table 6: Dynamic

Table of 2 years						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3700	-	pF
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz,	-	625	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	1	295	1	рF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 26 \text{ A},$	-	63	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 14: "Test circuit for	-	19	1	nC
Q_{gd}	Gate-drain charge	gate charge behavior")	1	15	1	nC
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	1.5	-	Ω

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 13 \text{ A},$	ı	20	1	ns
tr	Rise time	R _G = 4.7 Ω , V _{GS} = 10 V (see Figure 13: "Test circuit for	-	70	-	ns
t _{d(off)}	Turn-off-delay time	resistive load switching times"	ı	40	1	ns
t _f	Fall time	and Figure 18: "Switching time waveform")	-	20	-	ns

 $^{^{(1)}\}mbox{Defined}$ by design, not subject to production test.

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		55	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		220	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 13 A	-		1.1	V
t _{rr}	Reverse recovery time $I_{SD} = 26 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$		-	40		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 25 V (see Figure 15: "Test circuit for	-	5.6		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	2.8		Α

Notes:

 $^{^{(1)}\}mbox{Pulse}$ width is limited by safe operating area.

 $^{^{(2)}\}text{Pulse}$ test: pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GADG090320171546SOA $\begin{array}{c|c} \textbf{I}_{\text{D}} & & & \\ \textbf{(A)} & \text{Operation in this area is} \\ \text{limited by } \textbf{R}_{\text{DS(on)}} \\ \end{array}$ t₀=10 μs 10² t_o=100 μs 10¹ t₀=1 ms T_.= 25°C 10⁰ T_j≤ 175 °C single pulse t_p=10 ms 10⁻¹ 10° 10¹ $\overline{V}_{DS}(V)$ 10⁻¹

Figure 3: Thermal impedance GADG090320171546ZTH $\delta = 0.5$ $\delta = 0.2$ $\delta = 0.1$ 10⁻¹ $\delta = 0.05$ $\delta = 0.02$ $\delta = 0.01$ $Z_{th}=k^*R_{thj-c}$ $\delta=tp/T$ Single pulse 10⁻² 10⁻⁵ $\bar{t_p}$ (s) 10-4 10⁻³ 10⁻² 10⁻¹

Figure 4: Output characteristics

GIPD260120151445FSR

VGS= 7, 8, 9, 10 V


250


150


5V


100

2 4 6 V_{DS}(V)














Figure 10: Normalized gate threshold voltage vs temperature AM08634v1 $V_{\text{GS(th)}}$ (norm) 1.2 1.0 8.0 ID = 250 μA 0.6 0.4 0.2 -75 -25 75 175 T_J(°C) 25 125








Test circuits STL120N4F6AG


3 Test circuits

Figure 13: Test circuit for resistive load switching times









STL120N4F6AG Package information

Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 WF type R package information

BOTTOM VIEW 5 E3 E3 Detail A Scale 3:1 62 0.08 L(x4) b(x8) D5(x4) D4 SIDF VIFW A Detail A ŏ A0Y5 8231817 R WF Rev 14

Figure 19: PowerFLAT™ 5x6 WF type R package outline

Table 9: PowerFLAT™ 5x6 WF type R mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
К	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

Package information STL120N4F6AG

4.2 PowerFLAT™ 5x6 WF packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape






Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

Revision history STL120N4F6AG

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
19-Feb-2015	1	First release.
11-Apr-2016	2	Updated <i>Table 2: "Absolute maximum ratings"</i> Minor text changes.
10-Jan-2017	3	Updated Table 2: "Absolute maximum ratings" and Table 8: "Source drain diode". Updated Figure 6: "Gate charge vs gate-source voltage" and Figure 8: "Capacitance variations". Minor text changes
09-Mar-2017	4	Updated Table 2: "Absolute maximum ratings" and Table 3: "Thermal data". Updated Figure 2: "Safe operating area", Figure 3: "Thermal impedance" and Figure 8: "Capacitance variations". Added Figure 9: "Normalized V(BR)DSS vs temperature" and Figure 10: "Normalized gate threshold voltage vs temperature". Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved