

STP16NK65Z STB16NK65Z-S

N-CHANNEL 650V - 0.38Ω - 13A TO-220 / I²SPAK Zener - Protected SuperMESH™ MOSFET

Table 1: General Features

ТҮРЕ	V _{DSS}	R _{DS(on)}	ID	Pw
STP16NK65Z	650 V	< 0.50 Ω		190 W
STB16NK65Z-S	650 V	< 0.50 Ω		190 W

- TYPICAL $R_{DS}(on) = 0.38\Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY

DESCRIPTION

The SuperMESH[™] series is obtained through an extreme optimization of ST's well established stripbased PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh[™] products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES

Figure 1: Package




Figure 2: Internal Schematic Diagram




Table 2: Order Codes

	SALES TYPE	MARKING	PACKAGE	PACKAGING
	STP16NK65Z	P16NK65Z	TO-220	TUBE
Î	STB16NK65Z-S	B16NK65Z	I²SPAK	TUBE

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage ($V_{GS} = 0$)	650	V
V _{DGR}	Drain-gate Voltage (R_{GS} = 20 k Ω)	650	V
V _{GS}	Gate- source Voltage	± 30	V
ID	Drain Current (continuous) at T _C = 25°C	13	A
ID	Drain Current (continuous) at T _C = 100°C	8.19	A
I _{DM} (*)	Drain Current (pulsed)	52	A
P _{TOT}	Total Dissipation at $T_C = 25^{\circ}C$	190	W
	Derating Factor	1.51	W/°C
V _{ESD(G-S)}	Gate source EDS (HBM-C=100pF, R=1.5kΩ)	6000	V
dv/dt (1) Peak Diode Recovery voltage slope		4.5	V/ns
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150	°C

Table 3: Absolute Maximum ratings

Table 4: Thermal Data

()	imited by safe operating area li/dt $\leq 200~A/\mu s,~V_{DD} \leq V_{(BR)DSS},T_j \leq T_{JMAX}$	×	5)	
Table 4: Thermal Data				
Rthj-case	Thermal Resistance Junction-case Max	0.66	°C/W	
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W	
ΤI	Maximum Lead Temperature For Soldering Purpose	300	°C	

Table 5: Avalanche Characteristics

Symbol	Parameter	Max. Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	13	A
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$)	350	mJ

Table 6: Gate-Source Zener Diode

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	lgs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied fromgate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

ELECTRICAL CHARACTERISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED) Table 7: On/Off

Symbol	Parameter	ameter Test Conditions		Тур.	Max.	Unit	
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	650			V	
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T _C = 125 °C			1 50	μΑ μΑ	
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μA	
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	3.75	4.5	V	
R _{DS(on)}	Static Drain-source On Resistance	V_{GS} = 10V, I_{D} = 6.5 A		0.38	0.50	Ω	

Table 8: Dynamic

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V _, I _D = 6.5 A		12	4	S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0		2750 275 60	ctle	pF pF pF
C _{oss eq.} (*)	Equivalent Output Capacitance	V_{GS} = 0V, V_{DS} = 6.5 V to 520 V	3	188		pF
t _{d(on)} tr t _{d(off)} t _f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time		3	25 25 68 17		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$\label{eq:VD} \begin{array}{l} V_{DD} = 520 \mbox{ V, } I_D = 13 \mbox{ A,} \\ V_{GS} = 10 \mbox{ V} \\ (see \mbox{ Figure 20}) \end{array}$		89 18 45		nC nC nC


Table 9: Source Drain Diode


Symbol	bol Parameter Test Conditions		Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)	-			13 52	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 13 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 13 \text{ A, } \text{di/dt} = 100 \text{ A/}\mu\text{s}, \\ V_{DD} &= 100 \text{ V, } \text{T}_{j} = 25^{\circ}\text{C} \\ (\text{see Figure 18}) \end{split}$		500 5.2 21		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 13 \text{ A, } di/dt = 100 \text{ A}/\mu\text{s}, \\ V_{DD} &= 100 \text{ V, } \text{T}_{j} = 150 ^\circ\text{C} \\ (\text{see Figure 18}) \end{split}$		615 7 22.5		ns μC Α

(1) Pulsed: Pulse duration = 300µs, duty cycle 1.5%

(2) Pulse width limited by safe operating area (*) $C_{oss eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Figure 3: Safe Operating Area








Figure 6: Thermal Impedance




Figure 7: Transfer Characteristics




Figure 8: Static Drain-source On Resistance




Figure 9: Gate Charge vs Gate-source Voltage




Figure 10: Normalized Gate Thereshold Voltage vs Temperature




Figure 11: Dource-Drain Diode Forward Characteristics




Figure 12: Capacitance Variations




Figure 13: Normalized On Resistance vs Temperature





Figure 14: Normalized BVdss vs Temperature






Figure 15: Avalanche Energy vs Starting Tj

Figure 16: Unclamped Inductive Load Test Circuit




Figure 17: Switching Times Test Circuit For Resistive Load




Figure 18: Test Circuit For Inductive Load Switching and Diode Recovery Times






Figure 19: Unclamped Inductive Wafeform








In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Obsolete Product(s) - Obsolete Product(s)

ÁŢ/


I²SPAK MECHANICAL DATA

DIM.		mm.			inch	
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
A1	2.49		2.69	0.098		0.106
В	0.70		0.93	0.027		0.037
B2	1.14		1.70	0.045		0.067
С	0.45		0.60	0.018		0.024
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
E	10.00		10.40	0.394		0.409
G	4.88		5.28	0.192		0.208
L	16.7		17.5	0.657		0.689
L2	1.27		1.4	0.05		0.055
L3	13.82		14.42	0.544		0.568



DIM.		mm.			inch	
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
С	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
E	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
øP	3.75		3.85	0.147		0.151
Q	2.65	1	2.95	0.104		0.116





57.

Table 10: Revision History

Date	Revision	Description of Changes
06-Aug-2004	1	First Release.
02-Sep-2004	2	Complete Version
06-Sep-2005	3	Inserted Ecopack indication

obsolete Product(s) - Obsolete Product(s)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America