

STP3NK50Z

Datasheet - production data

N-channel 500 V, 2.8 Ω typ., 2.3 A Zener-protected SuperMESH[™] Power MOSFET in a TO-220 package





Figure 1. Internal schematic diagram



Features

Order code	V_{DS}	R _{DS(on)max} .	I _D	P _{TOT}
STP3NK50Z	500 V	3.3 Ω	2.3 A	45 W

- Extremely high dv/dt capability
- ESD improved capability
- 100% avalanche tested
- Gate charge minimized
- Zener-protected

Applications

• Switching applications

Description

This device is an N-channel Zener-protected Power MOSFET developed using STMicroelectronics' SuperMESH[™] technology, achieved through optimization of ST's well established strip-based PowerMESH[™] layout. In addition to a significant reduction in onresistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.

Table 1. Device summary

Order code	Marking	Packages	Packaging
STP3NK50Z	P3NK50Z	TO-220	Tube

This is information on a product in full production.

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data	10
5	Revision history	13



1 Electrical ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	500	V
V _{DGR}	Drain-gate voltage (R_{GS} =20 k Ω)	500	V
V _{GS}	Gate-source voltage	± 30	V
۱ _D	Drain current (continuous) at $T_C = 25 \text{ °C}$	2.3	Α
۱ _D	Drain current (continuous) at T _C = 100 °C	1.45	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	9.2	Α
P _{TOT}	Total dissipation at T _C = 25 °C	45	W
	Derating factor	0.36	W/°C
ESD	Gate-source human body model (C = 100 pF, R = 1.5 k Ω)	2	kV
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns
T _{stg}	Storage temperature	EE to 150	°C
Τ _j	Operating junction temperature	55 to 150	°C

Table 2. Absolute maximum ratings

1. Pulse width limited by safe operating area.

2. $I_D \leq 2$ A, di/dt ≤ 200 A/µs, $V_{DD} \leq V_{(BR)DSS}$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	2.78	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	62.5	°C/W

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T _{jmax})	2.3	А
E _{AS}	Single pulse avalanche energy (starting $T_J = 25 \text{ °C}$, $I_D = I_{AS}$, $V_{DD} = 50 \text{ V}$)	120	mJ



2 Electrical characteristics

 $(T_{CASE} = 25 \text{ °C unless otherwise specified}).$

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _{(BR)DSS}	Drain-source breakdown voltage (V _{GS} = 0)	I _D = 1 mA	500			V	
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 500 V V _{DS} = 500 V, Tc=125 °C			1 50	μΑ μΑ	
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	nA	
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \ \mu A$	3	3.75	4.5	V	
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 1.15 A		2.8	3.3	Ω	

Table	5.	On/off	states
-------	----	--------	--------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g ⁽¹⁾	Forward transconductance	V _{DS} =15 V, I _D =1.15 A	-	1.5		S
C _{iss}	Input capacitance		-	280		pF
C _{oss}	Output capacitance	V _{DS} =25 V, f=1 MHz, V _{GS} =0	-	42		pF
C _{rss}	Reverse transfer capacitance		-	8		pF
C _{oss eq.} ⁽²⁾	Equivalent capacitance time related	$V_{GS} = 0, V_{DS} = 0$ to 400 V	-	27.5		pF
t _{d(on)}	Turn-on delay time		-	8		ns
t _r	Rise time	V _{DD} = 250 V, I _D = 1.15 A, R _G =4.7 Ω, V _{GS} =10 V	-	13		ns
t _{d(off)}	Turn-off delay time	(see Figure 19 and 15)	-	24		ns
t _f	Fall time		-	14		ns
Qg	Total gate charge	V _{DD} = 400 V, I _D = 2.3 A	-	11	15	nC
Q _{gs}	Gate-source charge	V _{GS} =10 V	-	2.5		nC
Q _{gd}	Gate-drain charge	(see Figure 16)	-	5.6		nC

Table 6. Dynamic

1. Pulsed: Pulse duration = 300 is, duty cycle 1.5 %.

2. $C_{oss\ eq}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
I _{SD}	Source-drain current		-		2.3	А		
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		9.2	А		
$V_{SD}^{(2)}$	Forward on voltage	I _{SD} = 2.3 A, V _{GS} =0	-		1.6	V		
t _{rr}	Reverse recovery time	I _{SD} = 2.3 A, V _{DD} = 40 V	-	250		ns		
Q _{rr}	Reverse recovery charge	di/dt = 100 A/µs,	-	745		nC		
I _{RRM}	Reverse recovery current	(see Figure 17)	-	6		А		
t _{rr}	Reverse recovery time	I _{SD} = 12 A,V _{DD} = 40 V	-	300		ns		
Q _{rr}	Reverse recovery charge	di/dt=100 Α/μs, T _i =150 °C	-	960		nC		
I _{RRM}	Reverse recovery current	(see Figure 17)	-	6.2		А		

Table 7. Source drain diode

1. Pulsed: Pulse duration = $300 \ \mu$ s, duty cycle 1.5%

2. Pulse width limited by safe operating area

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 1$ mA, $I_{D}=0$	30	-	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance not only the device's ESD capability, but also to make them capable of safely absorbing any voltage transients that may occasionally be applied from gate to source. In this respect, the Zener voltage is appropriate to achieve efficient and cost-effective protection of device integrity. The integrated Zener diodes thus eliminate the need for external components.



GC20930

 $Z_{th} = k R_{thJ-c}$

 $\delta=\,{\rm t_p}\,/\tau$

2.1 Electrical characteristics (curves)




Figure 4. Output characteristics





Figure 6. Transconductance



0.05

0.01

SINGLE PULSE

Figure 3. Thermal impedance

Κ

10⁻¹

 $\delta = 0.5$

0.2

0.1

0.02

 $10^{-2} \underbrace{10^{-5} \ 10^{-4} \ 10^{-3} \ 10^{-2} \ 10^{-1} \ t_{p}}_{10^{-1} \ t_{p}}(s)$





Figure 7. Capacitance variations





HV20240





Figure 8. Gate charge vs gate-source voltage Figure 9. Normalized gate threshold voltage vs









Figure 12. Maximum avalanche energy vs temperature







Figure 13. Normalized $\mathsf{BV}_{\mathsf{DSS}}$ vs temperature








Figure 14. Normalized on-resistance vs temperature





3 **Test circuits**

Figure 15. Switching times test circuit for resistive load




Figure 17. Test circuit for inductive load switching and diode recovery times




Figure 19. Unclamped inductive waveform






Figure 16. Gate charge test circuit







V(BR)DSS

VD

IDM

lр



Vdd

DocID025103 Rev 1

Vdd

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.







Dim. —	mm		
	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
с	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
Øр	3.75		3.85
Q	2.65		2.95

Table 9. TO-220 type A mechanical data









5 Revision history

Date	Revision	Changes
13-Aug-2013	1	First release.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID025103 Rev 1

