

STW12N150K5

N-channel 1500 V, 1.6 Ω typ.,7 A MDmesh™ K5 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STW12N150K5	1500 V	1.9 Ω	7 A	250 W

- Industry's lowest R_{DS(on)} * area
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STW12N150K5	12N150K5	TO-247	Tube

Contents STW12N150K5

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	œuits	9
4	Packag	e information	10
	4.1	TO-247 package information	10
5	Revisio	on history	12

STW12N150K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 30	V
I_D	Drain current at T _C = 25 °C	7	Α
I _D	Drain current at T _C = 100 °C	4	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	28	Α
P _{TOT}	Total dissipation at T _C = 25 °C	250	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽³⁾	dv/dt ⁽³⁾ MOSFET dv/dt ruggedness		V/ns
T_{j}	Operating junction temperature	55 to 150	°C
T _{stg}	Storage temperature	- 55 to 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	°C/W
R _{thj-amb}	Thermal resistance junction-amb	50	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Max current during repetitive or single pulse avalanche	2	Α
E _{AS}	Single pulse avalanche energy	900	mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \le 7$ A, di/dt ≤ 100 A/ μ s, $V_{Peak} \le V_{(BR)DSS}$

⁽³⁾V_{DS} ≤ 1200 V

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	1500			٧
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 1500 \text{ V}$			1	μΑ
I _{DSS}		$V_{GS} = 0 \text{ V}, V_{DS} = 1500 \text{ V},$ Tc=125 °C			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0$, $V_{GS} = \pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 3.5 A		1.6	1.9	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1360	1	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V},$	-	80	1	pF
C _{rss}	Reverse transfer capacitance	f = 1MHz	-	0.7	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 V to 1200 V,	-	82	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$	-	32	-	pF
R_{G}	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	3	-	Ω
Q_g	Total gate charge	$V_{DD} = 1200V, I_D = 7 A$	-	47	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	8	1	nC
Q_{gd}	Gate-drain charge	(see Figure 16: "Gate charge test circuit")	-	32	-	nC

Notes:

⁽¹⁾Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDS increases from 0 to 80% VDSS.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 750 \text{ V}, I_{D} = 3.5 \text{ A}, R_{G} = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$	-	25	-	ns
t _r	Rise time		-	8	-	ns
$t_{\text{d(off)}}$	Turn-off delay time	(see Figure 18: "Unclamped inductive load test circuit")	1	90	1	ns
t _f	Fall time		-	37	-	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		7	Α
I _{SDM}	Source-drain current (pulsed)		-		28	Α
V _{SD} ⁽¹⁾	Forward on voltage	$I_{SD} = 7 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 7 \text{ A}, V_{DD} = 60 \text{ V}$ di/dt = 100 A/ μ s, (see <i>Figure 17: "Test circuit for</i>	-	302		ns
Q _{rr}	Reverse recovery charge		-	3.71		μС
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	24.6		Α
t _{rr}	Reverse recovery time	I _{SD} = 7 A,V _{DD} = 60 V di/dt = 100 A/μs, Tj = 150 °C (see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	432		ns
Q _{rr}	Reverse recovery charge		-	4.71		μС
I _{RRM}	Reverse recovery current		-	21.8		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V(BR)GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1$ mA, $I_D = 0$ A	30		-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.

 $^{^{(1)}\}text{Pulsed:}$ pulse duration = 300µs, duty cycle 1.5%

2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance

K

0C18460

0.2

10⁻¹

0.05

0.02

10⁻²

Single pulse

2th= K*R thj-c

5=tp/T

-tp-T

10⁻³

10⁻⁵

10⁻⁴

10⁻³

10⁻³

10⁻⁵

10⁻⁴

10⁻³

10⁻¹

10⁻¹

10⁻¹

10⁻¹

10⁻¹

10⁻¹

10⁻¹

10⁻¹

10⁻¹

10⁻²

10⁻¹

10⁻¹

10⁻¹

10⁻¹

10⁻²

10⁻¹

10⁻¹

10⁻²

10⁻¹

10⁻¹

10⁻²

10⁻¹

10⁻¹

10⁻²

10⁻¹

10⁻¹

10⁻¹

10⁻²

10⁻¹

10⁻²

10⁻¹

10⁻²

10⁻¹


10⁻²


10⁻¹


10⁻²

10⁻²

10⁻³










Figure 9: Output capacitance stored energy

Eoss (µJ)

30

20

10

0 300 600 900 1200 V_{DS} (V)

Figure 10: Normalized gate threshold voltage vs temperature

V_{GS(th)}
(norm.)

1.2

1

0.8

0.6

0.4


0.2


-50


0 50


100

T_j (°C)









STW12N150K5 Test circuits

AM01468v1

3 Test circuits




Figure 16: Gate charge test circuit

V₁ ≤ V_{0S}

V₁ ≤ V_{0S}


V₂ = CONST


100 Ω


100 Ω

100 Ω

AM01469v1







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 21: TO-247 package outline

Table 10: TO-247 package mechanical data

Dim		mm.	
Dim.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

Revision history STW12N150K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
11-May-2015	1	First release.
30-Jun-2015	2	Updated title and features in cover page. Updated Section 4: "Electrical ratings", Section 5: "Electrical characteristics". Added Section 5.1: "Electrical characteristics (curves)". Minor text changes.
07-Jul-2015	3	Updated Section 5.1: "Electrical characteristics (curves)". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

