


N-Channel Power MOSFET

 $900V, 9.0A, 1.4\Omega$


FEATURES

- 100% Avalanche Tested
- G-S ESD Protection Diode Embedded
- Pb-free plating
- Compliant to RoHS Directive 2011/65/EU and in accordance to WEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21
 definition

- Power Supply
- Lighting







ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)					
PARAMETER		SYMBOL	TO-220	ITO-220	UNIT
Drain-Source Voltage		V _{DS}	900		V
Gate-Source Voltage		V_{GS}	±30		V
Continuous Drain Current (Note 1)	$T_{\rm C} = 25^{\circ}{\rm C}$	- I _D	9.0		A
	$T_{\rm C} = 100^{\circ}{\rm C}$		5.7		
Pulsed Drain Current (Note 2)		I _{DM}	36		А
Total Power Dissipation @ $T_c = 25^{\circ}C$		P _{DTOT}	290	89	W
Single Pulsed Avalanche Energy (Note 3)		E _{AS}	454		mJ
Single Pulsed Avalanche Current (Note 3)		I _{AS}	9		А
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +150		°C

THERMAL PERFORMANCE				
PARAMETER	SYMBOL	TO-220	ITO-220	UNIT
Junction to Case Thermal Resistance	$R_{\Theta JC}$	0.43	1.4	°C/W
Junction to Ambient Thermal Resistance	$R_{\Theta JA}$	62.5		°C/W

Notes: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design. $R_{\Theta JA}$ shown below for single device operation on FR-4 PCB with minimum recommended footprint in still air.



Taiwan Semiconductor

ELECTRICAL SPECIFICATIONS (T _A = 25°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	ТҮР	MAX	UNIT
Static (Note 4)	·					
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250 \mu A$	BV _{DSS}	900			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	V _{GS(TH)}	2.0		4.0	V
Gate Body Leakage	$V_{GS} = \pm 30V, V_{DS} = 0V$	I _{GSS}			±100	μA
Zero Gate Voltage Drain Current	$V_{DS} = 900V, V_{GS} = 0V$	I _{DSS}			10	μA
Drain-Source On-State Resistance	$V_{GS} = 10V, I_D = 4.5A$	R _{DS(on)}		1.13	1.4	Ω
Dynamic (Note 5)						
Total Gate Charge		Qg		72		
Gate-Source Charge	$V_{DS} = 720V, I_D = 9.0A,$	Q _{gs}		11		nC
Gate-Drain Charge	$V_{GS} = 10V$	Q _{gd}		31		
Input Capacitance		C _{iss}		2470		
Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1.0MHz	C _{oss}		192		pF
Reverse Transfer Capacitance		C _{rss}		27		
Switching (Note 6)						
Turn-On Delay Time	$V_{DD} = 450V,$ $R_{GEN} = 25\Omega,$ $I_{D} = 9.0A, V_{GS} = 10V,$	t _{d(on)}		52		
Turn-On Rise Time		tr		97		
Turn-Off Delay Time		t _{d(off)}		212		ns
Turn-Off Fall Time		t _f		159		
Source-Drain Diode (Note 4)						
Forward On Voltage	$I_{\rm S} = 9.0$ A, $V_{\rm GS} = 0$ V	V _{SD}			1.5	V
Reverse Recovery Time	$V_{GS} = 0V, I_S = 9A,$	t _{fr}		570		ns
Reverse Recovery Charge	dl _F /dt = 100A/us	Q _{fr}		6.6		μC

Notes:

1. Current limited by package

2. Pulse width limited by the maximum junction temperature

3. L = 10.6mH, I_{AS} = 9A, V_{DD} = 50V, R_G = 25\Omega, Starting $T_J = 25^oC$

100% Eas Test Condition: L = 10.6mH, I_{AS} = 4.5A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25 $^{\circ}$ C

4. Pulse test: PW \leq 300µs, duty cycle \leq 2%

5. For DESIGN AID ONLY, not subject to production testing.

6. Switching time is essentially independent of operating temperature.




ORDERING INFORMATION


PART NO.	PACKAGE	PACKING
TSM9N90ECZ C0G	TO-220	50pcs / Tube
TSM9N90ECI C0G	ITO-220	50pcs / Tube




CHARACTERISTICS CURVES


 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$








Gate Charge



Source-Drain Diode Forward Voltage




.




CHARACTERISTICS CURVES

 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$




Drain Current vs. Case Temperature

Capacitance vs. Drain-Source Voltage



Maximum Safe Operating Area (TO-220)



1.20 V_{GS} = 0 V I_D = 250 μA Drain-Source Breakdown Voltage BV _{DSS} (Normalized) 060 000 1000 080 000 000 080 000 000 080 000 000 0.80 -80 -40 0 40 80 120 160 Junction Temperature, T, [°C]


BV_{DSS} vs. Junction Temperature



Maximum Safe Operating Area (ITO-220)

Operation in This Area

is Limited by R




10²




ELECTRICAL CHARACTERISTICS CURVES

 $(T_c = 25^{\circ}C \text{ unless otherwise noted})$




Normalized Thermal Transient Impedance, Junction-to-Ambient (ITO-220)





TSM9N90E Taiwan Semiconductor

PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



MARKING DIAGRAM




- **G** = Halogen Free
- **Y** = Year Code
- **WW** = Week Code $(01 \sim 52)$
 - **F** = Factory Code



TSM9N90E Taiwan Semiconductor

PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



MARKING DIAGRAM

- O O O O PN90E GYWWF
- **G** = Halogen Free
- **Y** = Year Code
- WW = Week Code (01~52)
 - **F** = Factory Code

Document Number: DS_P0000159



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.