

Vishay Siliconix


RoHS'

COMPLIANT HALOGEN

**FREE** 

### **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	- 200				
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = - 10 V 1.5				
Q <sub>g</sub> (Max.) (nC)	22				
Q <sub>gs</sub> (nC)	12				
Q <sub>gd</sub> (nC)	10				
Configuration	Single				



#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- Surface Mount
- Available in Tape and Reel
- Dynamic dV/dt Rating
- P-Channel
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Compliant to RoHS Directive 2002/95/EC

#### **DESCRIPTION**

The Power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFETs design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The D²PAK (TO-263) is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION					
Package	D <sup>2</sup> PAK (TO-263)	D <sup>2</sup> PAK (TO-263)			
Lead (Pb)-free and Halogen-free	SiHF9620S-GE3	SiHF9620STRL-GE3a			
Lead (Pb)-free	IRF9620SPbF	IRF9620STRLPbF <sup>a</sup>			
Leau (Fb)-liee	SiHF9620S-E3	SiHF9620STL-E3 <sup>a</sup>			

#### Note

a. See device orientation.

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			$V_{DS}$	- 200	V
Gate-Source Voltage			$V_{GS}$	± 20	V
Continuous Drain Current	ontinuous Drain Current $V_{GS} \text{ at - 10 V} \frac{T_C = 25 \text{ °C}}{T_C = 100 \text{ °C}} I_D$		I_	- 3.5	
Continuous Drain Current	VGS at - 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	- 2.0	Α
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	- 14	
Linear Derating Factor				0.32	W/°C
Linear Derating Factor (PCB Mount)e				0.025	7 W/ C
Inductive Current, Clamp			$I_{LM}$	- 14	Α
Maximum Power Dissipation	T <sub>C</sub> =	T <sub>C</sub> = 25 °C		40	W
Maximum Power Dissipation (PCB Mount)e	T <sub>A</sub> =	T <sub>A</sub> = 25 °C		3.0	- vv
Peak Diode Recovery dV/dt <sup>c</sup>			dV/dt	- 5.0	V/ns
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature	) for	10 s		300 <sup>d</sup>	

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 5).
- b. Not Applicable
- c.  $I_{SD} \le -3.5 \text{ A}$ ,  $dI/dt \le 95 \text{ A/}\mu\text{s}$ ,  $V_{DD} \le V_{DS}$ ,  $T_{J} \le 150 \,^{\circ}\text{C}$ .
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

# IRF9620S, SiHF9620S

# Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER SYMBOL MIN. TYP. MAX. UNIT						
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	-	62		
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	-	-	40	°C/W	
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	-	3.1		

#### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static						,	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> :	= 0, I <sub>D</sub> = - 250 μA	- 200	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I <sub>D</sub> = - 1 mA	-	- 0.22	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	V <sub>GS</sub> , I <sub>D</sub> = - 250 μA	- 2.0	-	- 4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	,	V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Zoro Coto Voltago Drain Current	1	V <sub>DS</sub> =	- 200 V, V <sub>GS</sub> = 0 V	-	-	- 100	<b>.</b>
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = - 160	V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	- 500	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 1.5 A <sup>b</sup>	-	-	1.5	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> =	- 50 V, I <sub>D</sub> = - 1.5 A	1.0	-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>		V <sub>GS</sub> = 0 V,	-	350	-	
Output Capacitance	C <sub>oss</sub>		$V_{DS} = -25 \text{ V},$	-	100	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.	f = 1.0 MHz, see fig. 10		30	-	1
Total Gate Charge	Qg			-	-	22	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = - 10 V	$I_D = -4.0 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 11 and 18 <sup>b</sup>	-	-	12	nC
Gate-Drain Charge	Q <sub>gd</sub>	7	See lig. 11 and 10-		-	10	1
Turn-On Delay Time	t <sub>d(on)</sub>			-	15	-	
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = -	100 V, I <sub>D</sub> = - 1.5 A,	-	25	-	
Turn-Off Delay Time	t <sub>d(off)</sub>	$R_G = 50 \Omega$ , $R_D = 67 \Omega$ , see fig. $17^b$		-	20	-	ns
Fall Time	t <sub>f</sub>			-	15	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>			ı	7.5	-	Ш
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	showing the			-	- 3.5	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>	integral reverse p - n junction diode		-	-	- 14	_ ^
Body Diode Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C,	T <sub>J</sub> = 25 °C, I <sub>S</sub> = - 3.5 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	- 7.0	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T 05 00 1	0 E A -	-	300	450	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$	$T_J = 25 ^{\circ}\text{C}, I_F = -3.5 \text{A},  \text{dI/dt} = 100 \text{A/}\mu\text{s}^b$		-	1.9	2.9	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and I				L <sub>D</sub> )	

#### **Notes**

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 5).
- b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.



#### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration

## Vishay Siliconix






Fig. 6 - Typical Transconductance vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage vs. Temperature




Fig. 9 - Normalized On-Resistance vs. Temperature




Fig. 10 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge vs. Gate-to-Source Voltage








Fig. 12 - Typical On-Resistance vs. Drain Current




Fig. 13 - Maximum Drain Current vs. Case Temperature




Fig. 14 - Power vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17a - Switching Time Test Circuit





Fig. 17b - Switching Time Waveforms

## Vishay Siliconix









Fig. 18a - Basic Gate Charge Waveform

Fig. 18b - Gate Charge Test Circuit

#### Peak Diode Recovery dV/dt Test Circuit



Compliment N-Channel of D.U.T. for driver






Fig. 19 - For P-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91083.






#### **TO-263AB (HIGH VOLTAGE)**







	<b>i</b> ↑
	D1 4
	<b>Y</b>
<del> </del>	
$\parallel \Downarrow \top \Downarrow \parallel$	
Џ   Џ   	
E1-	<del></del>

	MILLIN	METERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
Е	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
е	2.54 BSC		0.100 BSC	
Н	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	ı	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010	BSC
L4	4.78	5.28	0.188	0.208

ECN: S-82110-Rev. A, 15-Sep-08

DWG: 5970

#### Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08



## **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.